CN112347735A - Method for detecting and generating standard cell, medium, and device - Google Patents
Method for detecting and generating standard cell, medium, and device Download PDFInfo
- Publication number
- CN112347735A CN112347735A CN202011247041.2A CN202011247041A CN112347735A CN 112347735 A CN112347735 A CN 112347735A CN 202011247041 A CN202011247041 A CN 202011247041A CN 112347735 A CN112347735 A CN 112347735A
- Authority
- CN
- China
- Prior art keywords
- detection
- layout
- standard
- unit
- detected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The embodiment of the application provides a detection method, a generation method, a medium and equipment of a standard unit. The detection method of the standard cell comprises the following steps: determining a detection layout based on a boundary layer of a standard unit to be detected, wherein the detection layout comprises the boundary layer corresponding to the boundary layer of the standard unit to be detected and a detection pattern set by taking the boundary layer as a reference, and the detection pattern is set according to the design rule of the standard unit; and detecting the standard unit to be detected based on the detection layout to obtain a detection result. The technical scheme in the application can improve the efficiency of the detection method of the standard cell.
Description
Technical Field
The embodiment of the application relates to the field of integrated circuits, in particular to a detection method, a generation method, a medium and equipment of a standard unit.
Background
The standard cell library is a basic roadbed unit set, and the standard cells are rich in variety. The number of standard cells in a library of standard cells typically varies from several hundred to several thousand. Standard cells are the basis for electronic automated design of integrated circuits, particularly Very Large Scale Integration (VLSI). The design of each standard unit in a standard unit library needs to meet the requirement of unified design kneeling so as to facilitate the subsequent splicing of the rule units to construct the integrated circuit.
The standard cell library must be fully detected and verified after being developed, and the accuracy of the standard cell library is guaranteed. How to improve the efficiency of the detection method of the standard cell is called the problem to be solved urgently.
Content of application
In view of this, an embodiment of the present application provides a method for detecting a standard cell, including:
determining a detection layout based on a boundary layer of a standard unit to be detected, wherein the detection layout comprises the boundary layer corresponding to the boundary layer of the standard unit to be detected and a detection pattern set by taking the boundary layer as a reference, and the detection pattern is set according to the design rule of the standard unit;
and detecting the standard unit to be detected based on the detection layout to obtain a detection result.
Optionally, the setting mode of the detection pattern in the detection layout includes: determining a graph in a standard unit area in the detection layout by taking the position of the boundary layer as a reference, wherein the graph in the standard unit area corresponds to the graph in the standard unit to be detected;
the detecting the standard unit to be detected based on the detection layout comprises the following steps:
comparing the detection layout with the physical layout of the standard unit to be detected to obtain a comparison result;
and determining the detection result of the standard cell to be detected according to the comparison result.
Optionally, the graph in the standard cell region includes at least one of a metal graph and an injection layer graph, and determining the detection result of the standard cell to be detected according to the comparison result includes: and if the graph in the standard cell region is completely overlapped with the graph in the physical layout of the standard cell to be detected, the detection result is passed detection, otherwise, the detection result is failed detection.
Optionally, the graph in the standard cell region includes a pin region graph, and determining the detection result of the standard cell to be detected according to the comparison result includes: and if the pin graph in the standard unit region does not fall into the region outside the pin region graph in the detection layout, the detection result is passed, otherwise, the detection result is failed.
Optionally, the setting mode of the detection pattern in the detection layout includes: determining an out-of-region virtual pattern in the detection layout by taking the position of the boundary layer as a reference, wherein the out-of-region virtual pattern is a simulation of a pattern outside the standard unit region to be detected;
the detecting the standard unit to be detected based on the detection layout comprises the following steps: and splicing the layout of the standard unit to be detected and the out-of-area virtual graph in the detection layout, verifying whether the design rule is met, if the design rule is met, determining that the detection result is pass detection, and otherwise, determining that the detection result is fail detection.
Optionally, the setting mode of the detection pattern in the detection layout includes: and determining the coordinates of the detection graph in the detection layout by taking the position of the boundary layer as a reference.
Optionally, the determining the detection layout based on the boundary layer of the standard cell to be detected includes: and determining the detection layout matched with the standard unit to be detected according to a template library, wherein the template library comprises templates of the detection layout of one or more standard units.
Optionally, determining, according to the template library, the detection layout matched with the standard cell to be detected includes:
determining a template of the detection layout matched with the standard unit to be detected from the template library according to the size of the boundary layer of the standard unit to be detected;
and determining the detection layout of the standard unit to be detected based on the template of the detection layout.
Optionally, the height of the boundary layer of the standard cell to be detected is an integral multiple of the height of the detection layout template matched with the boundary layer, and determining the detection layout of the standard cell to be detected based on the detection layout template includes: and integrating the detection layout templates of the integral multiple number to obtain the detection layout.
Optionally, before determining the detection layout based on the boundary layer of the standard unit to be detected, the method further includes determining that the size of the boundary layer of the standard unit to be detected meets the design rule of the standard unit.
The embodiment of the application also provides a standard cell generation method, which comprises the standard cell detection method.
The embodiment of the present application further provides a device for detecting a standard cell, including:
the detection layout determining unit is suitable for determining a detection layout based on a boundary layer of a standard unit to be detected, the detection layout comprises a boundary layer corresponding to the boundary layer of the standard unit to be detected and a detection pattern which is set by taking the boundary layer as a reference, and the detection pattern is set according to the design rule of the standard unit;
and the detection unit is suitable for detecting the standard unit to be detected based on the detection layout to obtain a detection result.
Optionally, the detection layout determining unit includes: the graph setting unit in the standard unit area is suitable for determining a graph in the standard unit area in the detection layout by taking the position of the boundary layer as a reference, and the graph in the standard unit area corresponds to the graph in the standard unit to be detected;
the detection unit comprises a comparison unit and a detection result determination unit, wherein the comparison unit is suitable for comparing the detection layout with the physical layout of the standard unit to be detected to obtain a comparison result;
and the detection result determining unit is suitable for determining the detection result of the standard unit to be detected according to the comparison result.
Optionally, the pattern in the standard cell region includes at least one of a metal pattern and a pattern of an injection layer, and the detection result determining unit is adapted to determine that the detection result is a pass detection when the pattern in the standard cell region completely overlaps with the pattern in the physical layout of the standard cell to be detected, and otherwise determine that the detection result is a fail detection.
Optionally, the pattern in the standard cell region includes a pin region pattern, and the detection result determining unit is adapted to determine that the detection result is a pass when the pin pattern in the standard cell region does not fall into a region outside the pin region pattern in the detection layout, and otherwise determine that the detection result is a fail detection.
Optionally, the detection layout determining unit includes: the off-region virtual pattern setting unit is suitable for determining an off-region virtual pattern in the detection layout by taking the position of the boundary layer as a reference, wherein the off-region virtual pattern is a simulation of a pattern outside the standard unit region to be detected; the detection unit is suitable for splicing the layout of the standard unit to be detected and the out-of-area virtual graph in the detection layout, verifying whether the design rule is met, if the design rule is met, the detection result is passed detection, and if the design rule is not met, the detection result is failed detection.
Optionally, the detection layout determining unit includes: and the detection graph setting unit is suitable for determining the coordinates of the detection graph in the detection layout by taking the position of the boundary layer as a reference.
Optionally, the detection layout determining unit includes: and the template library unit is suitable for determining the detection layout matched with the standard unit to be detected according to a template library, and the template library comprises templates of the detection layout of one or more standard units.
Optionally, the template library unit includes:
the template determining unit is suitable for determining a template of the detection layout matched with the standard unit to be detected from the template library according to the size of the boundary layer of the standard unit to be detected;
and the detection layout template utilization unit is suitable for determining the detection layout of the standard unit to be detected based on the template of the detection layout.
Optionally, the height of the boundary layer of the standard unit to be detected is an integral multiple of the height of the detection layout template matched with the standard unit, and the detection layout template utilization unit is suitable for integrating the detection layout templates of the integral multiple to obtain the detection layout.
Optionally, the detection apparatus for a standard cell further includes: and the size determining unit is suitable for determining that the size of the boundary layer of the standard unit to be detected accords with the design rule of the standard unit before determining the detection layout based on the boundary layer of the standard unit to be detected.
The embodiment of the application also provides a generation device of the standard cell, which comprises the standard cell detection device.
The embodiment of the present application further provides a computer device, which includes a memory and a processor, where the memory stores a computer program that can be executed on the processor, and the processor executes the standard cell detection method when executing the computer program.
The embodiment of the present application further provides a computer-readable storage medium, on which a computer program is stored, and when the computer program runs, the standard cell detection method is executed.
The embodiment of the present application further provides a computer device, which includes a memory and a processor, where the memory stores a computer program executable on the processor, and the processor executes the standard cell generation method when executing the computer program.
An embodiment of the present application further provides a computer-readable storage medium, on which a computer program is stored, where the computer program runs the foregoing standard cell generation method.
According to the technical scheme, the detection layout comprises the detection patterns which are arranged by taking the boundary layer as a reference, and the detection patterns are arranged according to the design rule of the standard unit, so that whether the standard unit to be detected meets the design rule or not can be detected based on the detection layout. The detection is not required to be carried out after all standard cells in the standard cell library are designed, error finding can be carried out in a preposed mode, the detection can be carried out on a plurality of standard cells in parallel, and then the detection efficiency of the standard cells can be improved.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, it is obvious that the drawings in the following description are only embodiments of the present application, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
FIG. 1 is a flowchart illustrating a method for detecting a standard cell in an embodiment of the present application;
FIG. 2 is a flow chart of another method for detecting standard cells in the embodiment of the present application;
FIG. 3 is a schematic diagram of a physical layout of a standard cell to be detected in an embodiment of the present application;
FIG. 4 is a schematic structural diagram of a detection layout in an embodiment of the present application;
FIG. 5 is a schematic structural diagram of another detection layout in the embodiment of the present application;
FIG. 6 is a flow chart of another method for detecting standard cells in the embodiment of the present application;
FIG. 7 is a schematic structural diagram of a standard cell and a detection layout after being spliced according to an embodiment of the present application;
FIG. 8 is a schematic structural diagram of another standard cell and a detection layout after being spliced according to an embodiment of the present application;
FIG. 9 is a schematic diagram of a structure after another standard cell and a detection layout are spliced in the embodiment of the present application;
fig. 10 is a flowchart of a method for determining a detection layout in an embodiment of the present application;
fig. 11 is a schematic physical layout diagram of another standard cell to be detected in this embodiment of the present application;
fig. 12 is a schematic structural diagram of a template for detecting a layout in an embodiment of the present application;
fig. 13 is a schematic structural diagram of the template of the detection layout in fig. 12 after being spliced;
FIG. 14 is a flowchart of another method for detecting standard cells in the embodiment of the present application;
FIG. 15 is a schematic structural diagram of a standard cell inspection apparatus according to an embodiment of the present disclosure;
FIG. 16 is a schematic structural diagram of a detecting unit in the embodiment of the present application
Fig. 17 is a schematic structural diagram of a template library unit in an embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
As described in the background, the standard cell library is the basis for subsequent integrated circuit design and is critical to the detection and verification of the standard cell library.
A detection method for a standard cell library is that all standard cells in the standard cell library are directly subjected to exhaustive splicing detection to verify the correctness of the standard cells. In this way, the detection can be performed only after all the standard cells in the standard cell library are designed, the concurrency needs to be improved, and correspondingly, the detection efficiency needs to be improved. Moreover, the detection method has high cost for detecting again after the error is found and modified, and the time for detecting the standard cell library is further prolonged.
The application provides a method for detecting a standard cell, which, with reference to fig. 1, may specifically include the following steps:
step S11, determining a detection layout based on a boundary layer of a standard unit to be detected, wherein the detection layout comprises the boundary layer corresponding to the boundary layer of the standard unit to be detected and a detection pattern set by taking the boundary layer as a reference, and the detection pattern is set according to the design rule of the standard unit;
and step S12, detecting the standard cell to be detected based on the detection layout to obtain a detection result.
In the embodiment of the application, the detection layout comprises detection patterns which are set by taking the boundary layer as a reference, and the detection patterns are set according to the design rule of the standard unit, so that whether the standard unit to be detected accords with the design rule or not can be detected based on the detection layout. The detection is not required to be carried out after all standard cells in the standard cell library are designed, error finding can be carried out in a preposed mode, the detection can be carried out on a plurality of standard cells in parallel, and then the detection efficiency of the standard cells can be improved.
It will be appreciated by those skilled in the art that the standard cells have their boundary layers based on which the size of the standard cells can be determined. In the integrated design of the upper layer, standard cells are used based on the boundary layer. In the specific implementation manner of the present application, the detection layout is determined based on the boundary layer of the standard cell to be detected, and the type of the standard cell may be determined based on the size of the standard cell, and the detection layout is determined based on the type of the standard cell.
In specific implementation, the detection layout may include a detection unit for detection matched with the standard unit to be detected, where the detection unit also includes a boundary layer and a detection pattern set based on the boundary layer. And the boundary layer in the detection layout corresponds to the boundary layer in the standard unit to be detected, and is consistent with the boundary layer in the standard unit to be detected in size.
In a specific implementation, when determining the graph in the standard cell region in the detection layout by using the position of the boundary layer as a reference, the boundary layer of the standard cell to be detected may be used as a reference, or the boundary layer in the detection layout may be used as a reference.
In a specific implementation, the detection patterns in the detection layout may be generated when the detection layout is determined based on the boundary layers of the standard cells to be detected in step S11, or may be generated in advance according to the design rule. And are not intended to be limiting herein.
Correspondingly, in specific implementation, determining the detection layout based on the boundary layer of the standard cell to be detected may include determining the detection layout matched with the standard cell to be detected based on a template library. Templates of the detection layout of one or more standard cells may be included in the template library.
The standard cells can be various in types, and different types of standard cells can have corresponding design rules, wherein the design rules comprise splicing rules. The template library may contain templates of the detection layout that meet different design rules. As will be understood by those skilled in the art, the design rules include various geometric design rules such as layout and routing of a layout, and the splicing rules define criteria that ensure that standard cells can be spliced together.
The efficiency of the detection method can be further improved by determining the template of the detection layout matched with the standard cell to be detected from the template library and determining the detection layout of the standard cell to be detected based on the template.
In a specific implementation, the detection patterns in the detection layout may be various, and the following describes the arrangement manner of the detection patterns in the detection layout.
In an embodiment of the present application, a pattern in a standard cell region in the detection layout may be determined based on a position of the boundary layer. And the graph in the standard unit area in the detection layout corresponds to the graph in the standard unit to be detected and is used for detecting the graph in the standard unit area. In a particular implementation, the patterns in the standard cell region may include patterns around the boundary layer, or from another perspective, may include patterns associated with stitching rules rather than all patterns in the standard cells. Therefore, the number of the detection patterns can be limited, and the generation efficiency of the detection patterns and the detection efficiency of the standard cells to be detected can be improved.
Taking the example that the detection pattern in the detection layout is generated in step S11, with reference to fig. 2, the method for detecting the standard cell may include:
and step S21, determining a pattern in a standard cell area in the detection layout by taking the position of the boundary layer as a reference, wherein the detection pattern is set according to the design rule of the standard cell.
Step S22, comparing the detection layout with the physical layout of the standard cell to be detected to obtain a comparison result;
and step S23, determining the detection result of the standard cell to be detected according to the comparison result.
It can be understood that, in the specific implementation, if the detection pattern in the detection layout is generated in advance and stored in the template of the detection layout, the template of the detection layout matched with the standard cell to be detected may be determined from the template library, and the detection layout of the standard cell to be detected may be determined based on the template.
In a specific implementation, the pattern in the standard cell region may be a metal or an implanted region. Determining the graph in the standard unit area in the detection layout by taking the boundary layer as a reference, wherein the graph in the area can be determined according to the position of the boundary layer based on the splicing rule corresponding to the type of the standard unit to be detected.
In specific implementation, when determining the graph in the standard unit region in the detection layout by taking the boundary layer as a reference, the type of the standard unit to be detected can be determined according to the size of the boundary layer in the standard unit to be detected, the splicing rule corresponding to the type is determined, and the detection graph is set based on the splicing rule and the boundary layer of the standard unit.
For example, referring to fig. 3 in combination, fig. 3 is a schematic physical layout diagram of a standard cell to be detected. There is shown a boundary layer 32, an implanted region 31 in the implanted layer and a first metal 33, a second metal 34 and a third metal 35 in the metal layer.
In a specific implementation, the generation of the detection pattern based on the boundary layer 32 may be based on the size of the boundary layer 32, determine the type of the standard unit to be detected, further determine a splicing rule corresponding to the type of the standard unit to be detected, and generate the detection pattern according to the splicing rule and the position of the boundary layer 32.
Referring to fig. 4 in combination, the boundary layer 44 in the detection layout is at the same position as the boundary layer 32 in the standard cell to be detected. Based on the boundary layer 44 in the detection layout, the metal position and the injection region position required to exist can be determined according to the splicing rule and by taking each edge as a reference, and the pattern position of the first metal 42, the pattern position of the second metal 43 and the pattern position of the injection region 41 in the detection layout can be determined.
In a specific implementation, the comparison between the detection layout and the physical layout of the standard cell to be detected may be performed by performing an exclusive-or comparison between a pattern in the detection layout and a pattern in the layout to be detected to obtain a comparison result of whether the patterns are consistent. And if the graph in the standard cell region is completely overlapped with the graph in the physical layout of the standard cell to be detected, namely the graph in the standard cell region is consistent with the graph in the physical layout of the standard cell to be detected, the detection result is passed, otherwise, the detection result is not passed. For example, the physical layout of the standard cell to be detected illustrated in fig. 3 may be compared with the detection layout illustrated in fig. 4. If the two are not consistent, the detection result is failure detection.
In a specific implementation, the quasi-cell in-region pattern may include a pin region pattern. Determining the detection result of the standard cell to be detected according to the comparison result may include: and if the comparison result indicates that the pin graph in the standard unit region falls into the pin region graph in the detection layout, the detection result is passed, otherwise, the detection result is failed.
A pin area is a set of areas that can support the location where pins are set. The pin area pattern can be determined according to a design rule matched with the standard cell direction to be detected. Determining a detection layout based on a boundary layer of a standard unit to be detected comprises the following steps: and determining a design rule matched with the standard unit to be detected based on the boundary layer of the standard unit to be detected, and further determining the pin area based on the design rule.
Referring to fig. 5 in combination, fig. 5 is a schematic structural diagram of another detection layout in the embodiment of the present application. Including a pin field pattern 51. The pin field pattern 51 may include a plurality of sub-fields. The corresponding standard cell to be detected can be detected based on the detection layout. Specifically, the patterns of the two patterns can be compared, and if the pin pattern in the standard cell to be detected does not fall into the region outside the pin region pattern 51, the detection result is passed.
In specific implementation, there may be more arrangement modes of the detection patterns in the detection layout. For example, the arrangement manner of the detection patterns in the detection layout may include: and determining a virtual graph in the detection layout by taking the position of the boundary layer as a reference, wherein the virtual graph is a simulation of a graph outside the standard cell area to be detected.
In a specific implementation, the settings of the virtual graphics may be generated in advance, or generated in step S11 as shown in fig. 1. If the virtual graph is generated in advance, the virtual graph can be stored in a template of the detection layout, the template of the detection layout matched with the standard unit to be detected can be determined from the template library, and the detection layout of the standard unit to be detected is determined based on the template.
Taking the virtual graph as generated in step S11 shown in fig. 1 as an example, with reference to fig. 6, the method for detecting the standard cell may include:
step S61, determining an out-of-region virtual pattern in the detection layout by taking the position of the boundary layer as a reference, wherein the out-of-region virtual pattern is a simulation of a pattern outside the standard cell region to be detected;
and S62, splicing the layout of the standard cell to be detected and the out-of-region virtual graph in the detection layout, verifying whether the design rule is met, if the design rule is met, the detection result is pass detection, otherwise, the detection result is fail detection.
As described above, one method for detecting the standard cells is to perform exhaustive splicing and detection on each standard cell after each standard cell in the standard cell library is generated. However, this method needs to be performed after the standard cell in the standard cell library is designed, and the efficiency is low. In the embodiment of the application, the graph outside the standard unit area to be detected is simulated, the virtual graph outside the standard unit area is spliced with the standard unit, and the standard unit can be detected after being designed, so that the detection efficiency is improved.
In particular implementations, the out-of-region dummy patterns in the detection layout may be varied. The placement of the out-of-region virtual graphics may simulate the actual graphics that may appear outside the boundary graphics. The setting of the out-of-area virtual pattern may be a pattern that satisfies a design rule of the standard cell, and is set according to the design rule.
In specific implementation, the layout of the standard unit to be detected and the out-of-region virtual graph in the detection layout are spliced, and when whether the design rule is met or not is verified, all or part of the design rule can be detected. For example, Design Rule Checking (DRC) may be performed.
Fig. 7 is a schematic structural diagram of splicing a standard cell and a detection layout in the embodiment of the present application. The physical layout of the standard cell 71 to be detected can be spliced with the virtual pattern outside the region in the detection layout 72, and DRC detection is performed after splicing. The standard unit 71 to be detected and the detection layout 72 are spliced by taking respective boundary layers as boundaries.
In a specific implementation, the detection of the intermetallic distance may be performed. In the design rule, there is a regulation on the distance between metals in a non-connection relationship, and in order to satisfy the distance regulation, it is generally required that the distance between the metal not used for connection in the standard cell and the boundary layer is not less than a minimum distance of one-half, which also becomes a one-half rule. The metal pattern in the detection layout 72 may set the metal with the distance from the boundary layer being one half of the minimum distance according to the rule, and when detecting after splicing, it may be detected whether the distance S of the spliced metal is smaller than the minimum distance required by the design rule. If so, the detection is failed.
In a specific implementation, there is also a requirement for the location of the active region in the design rule, for example, the requirement may be that after the different standard cells are spliced, the boundaries of the implanted regions should coincide, and there is a distance requirement between the active region and the implanted regions. According to the position requirement of the design rule on the active region and the position of the boundary layer, the virtual pattern outside the region in the detection layout can be set. In the detection after splicing, the distance between the active region and the implanted region can be detected to judge the detection result.
Fig. 8 and 9 are schematic structural diagrams after two standard cells and a detection layout are spliced in the embodiment of the present application.
As shown in fig. 8, after the standard cell 82 to be detected is spliced with the first detection cell 83 and the second detection cell 81 for detection in the detection layout, the injection regions of the two are not completely overlapped. And the active region 84 in the standard cell 82 to be detected is attached to the spliced injection region 85, and if the distance requirement in DRC detection is not met, the detection cannot pass.
As shown in fig. 9, after the standard cell 92 to be detected in fig. 9 is spliced with the third detection unit 93 and the fourth detection unit 94 for detection in the detection layout, the distance between the active region 94 in the standard cell 92 to be detected and the spliced injection region 95 meets the distance requirement in DRC detection, and then the detection can pass.
It should be understood that the shapes of the patterns shown in the drawings of the present application are not limited, and although not shown in the drawings, each edge of the standard cell may be detected by splicing the dummy patterns outside the region in the detection layout. In addition, the structural schematic diagrams of the standard cells to be detected in the figures of the application are not limited to the actual structure of the standard cells, but only partially schematic diagrams thereof.
In a specific implementation, when the detection pattern in the detection layout is set, the coordinates of the detection pattern in the detection layout can be determined by taking the position of the boundary layer as a reference. In general, the boundary layer is rectangular, and a coordinate system can be constructed by taking the coordinates of the lower left corner of the rectangle as the origin to determine the positions of all sides of the boundary layer. Based on the positions of the edges of the boundary layer and the design rules, the coordinates of the detected pattern can be determined.
In a specific implementation, the detection pattern in the detection layout may be determined according to a boundary layer of the standard cell to be detected, or may be determined according to a boundary layer in the detection layout, which is not limited herein. When determining the detection pattern, the boundary layer is used as a reference, and the relative position of the boundary layer is actually determined. As described above, when the detection pattern is determined, a coordinate system can be constructed by using the coordinates of the lower left corner of the rectangle as the origin, the boundary layer of the standard unit to be detected is the same as the boundary layer in the detection layout in size, and the construction of the detection pattern can be completed by using either of the boundary layer and the boundary layer as the reference.
In specific implementation, the detection method of the present application can be used for detection of the standard cell finally generated by the GDS. In an embodiment, during exhaustive stitching detection, a layout tool, for example, Open Access (OA) data in a virtuoso tool, is used for stitching detection, but the data may not be consistent with a final GDS layout, and accuracy needs to be improved. When exhaustive splicing detection is performed, if the standard unit finally generated by the GDS is directly detected, the data volume is large after exhaustive splicing is performed on the standard unit finally generated by the GDS, and the detection efficiency is low. The detection method in the embodiment of the application can detect the standard cell finally generated in the GDS, and can improve the detection accuracy.
As previously described, the detection layout may be determined from a library of templates. The generation modes of the detection layouts can be used for generating the templates of the detection layouts in the template library. In the templates of the detection layout in the template library, the detection patterns may include the above-mentioned standard cell region inner pattern, pin region pattern, and region outer dummy pattern.
In specific implementation, determining the detection layout based on the boundary layer of the standard cell to be detected can be realized by the following method: and determining the detection layout matched with the standard unit to be detected according to a template library, wherein the template library comprises templates of the detection layout of one or more standard units.
Fig. 10 is a flowchart of a method for determining a detection layout in the embodiment of the present application. Referring to fig. 10 in combination, the detection layout of the standard cell to be detected may be determined as follows:
step S101, determining a template of the detection layout matched with the standard unit to be detected from the template library according to the size of the boundary layer of the standard unit to be detected;
and S102, determining the detection layout of the standard unit to be detected based on the template of the detection layout.
As described above, the standard cell needs to satisfy the design rule. The design rules of the standard cells may include various design sizes, and different design sizes correspond to specific design rule contents. By detecting the size of the boundary layer of the standard unit, the corresponding design rule can be determined, and the template of the detection layout matched with the design rule can be determined.
The size of a boundary layer is related to its minimum grid value and is an integer multiple of its minimum grid value. For example, if the minimum lattice point value of a standard cell to be detected is 270nm in height and 60nm in width, the boundary layer may have a size of 270nm in height and 600nm in width, or 270nm in height and 660nm in width. In specific implementation, the template of the detection layout matched with the standard cell to be detected is determined from the template library according to the size of the boundary layer of the standard cell to be detected, and the minimum lattice point value of the boundary layer can be combined.
In some application scenarios, the height of the standard cell to be detected may be the height of the template of the multiple detection layout. In a specific implementation, the detection layout to be detected is determined according to the template of the detection layout, and the detection layout can be obtained by combining a plurality of templates of the detection layout in the height direction.
For example, if the standard cell to be detected is a template of a detection layout with a height 3 times, 3 templates of the detection layout can be combined in the height direction to obtain the detection layout.
In specific implementation, detection patterns may be generated for metals, implantation regions, and the like of different layers in the standard cell to be detected, respectively. In addition, as described above, the detection layout may include only the detection patterns generated according to the stitching rule. The standard cells in the drawings of the present application are only schematic and do not include the standard cells of each layer and each pattern in the actual standard pattern.
Referring collectively to fig. 11-13, there is shown a standard cell 111 to be detected in an embodiment of the present application. It is judged that this is a standard cell of 3 times height based on the size of the boundary layer 111 of the standard cell to be detected. Fig. 12 shows a template 121 of the detected layout determined from the template library to match it.
Fig. 13 shows a graph obtained by stitching 3 templates of the detection layout shown in fig. 12. It can be seen that in the splicing process, the templates of the middle layer of the detection layout are spliced after being turned over. After the splicing result shown in fig. 13 is obtained, the boundary pattern in the middle of the spliced boundary layer 131 is sorted to obtain a complete rectangular boundary layer pattern, which can be used as a detection layout of the standard unit to be detected. In this example, the resulting detection layout coincides with the pattern of the standard cell 111 to be detected in fig. 11.
As can be seen from the above example, when the detection layout is obtained by using the template of the detection layout, the template of the detection layout may be inverted. The specific splicing mode of the template of the detection layout can be consistent with that of the standard unit in the actual situation.
With reference to fig. 14, in a specific implementation, before determining the detection layout based on the boundary layer of the standard cell to be detected in step S11, step S141 may be further included to determine that the size of the boundary layer of the standard cell to be detected meets the design rule of the standard cell. Step S11 and step S12 in fig. 14 are the same as those in fig. 1, and are not described again here.
As described above, the boundary layer size of the standard cell is not arbitrary, but needs to be a size that satisfies the design rule. The design rule may include a plurality of sizes, and if the size of the boundary layer of the standard cell to be detected does not belong to the set of sizes in the design rule, it may be determined that the design of the standard cell to be detected is incorrect, and no subsequent detection is performed, and the detection result is a failed detection.
According to the technical scheme, the detection layout comprises the detection patterns which are arranged by taking the boundary layer as a reference, and the detection patterns are arranged according to the design rule of the standard unit, so that whether the standard unit to be detected meets the design rule or not can be detected based on the detection layout. The detection is not required to be carried out after all standard cells in the standard cell library are designed, error finding can be carried out in a preposed mode, the detection can be carried out on a plurality of standard cells in parallel, and then the detection efficiency of the standard cells can be improved.
Those of skill in the art will understand that the description herein of "in a particular implementation," "an embodiment," "for example," etc., means that a particular feature, structure, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the present application. Furthermore, the particular features, structures, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples. Furthermore, various embodiments or examples and features of different embodiments or examples described in this application can be combined and combined by those skilled in the art without contradiction.
Additionally, any process or method descriptions in flow charts or otherwise described herein in the foregoing embodiments may be understood as representing modules, segments, or portions of code which include one or more executable instructions for implementing specific logical functions or steps of the process. And the scope of the preferred embodiments of the present application includes other implementations in which functions may be performed out of the order shown or discussed, including substantially concurrently or in reverse order, depending on the functionality involved.
The embodiment of the present application further provides a detection apparatus for a standard cell, which, with reference to fig. 15, may specifically include the following units:
the detection layout determining unit 151 is adapted to determine a detection layout based on a boundary layer of a standard unit to be detected, where the detection layout may include a detection pattern set based on the boundary layer, and the detection pattern is set according to a design rule of the standard unit;
and the detection unit 152 is adapted to detect the standard cell to be detected based on the detection layout to obtain a detection result.
With reference to fig. 15 and fig. 16 in combination, in a specific implementation, the detection layout determining unit 151 may include: the graph setting unit in the standard unit area is suitable for determining a graph in the standard unit area in the detection layout by taking the position of the boundary layer as a reference, and the graph in the standard unit area corresponds to the graph in the standard unit to be detected;
the detecting unit may include a comparing unit 161 and a detecting result determining unit 162, where the comparing unit 161 is adapted to compare the detection layout with the physical layout of the standard unit to be detected to obtain a comparing result;
the detection result determining unit 162 is adapted to determine the detection result of the standard cell to be detected according to the comparison result.
In specific implementation, the pattern in the standard cell region may include at least one of a metal pattern and an injection layer pattern, and the detection result determining unit 162 is adapted to determine that the detection result is a pass detection when the pattern in the standard cell region completely overlaps with the pattern in the physical layout of the standard cell to be detected, and otherwise determine that the detection result is a fail detection.
In a specific implementation, the pattern in the standard cell region may include a pin region pattern, and the detection result determining unit 162 is adapted to determine that the detection result is a pass when the pin pattern in the standard cell region does not fall into a region outside the pin region pattern in the detection layout, and otherwise determine that the detection result is a fail detection.
With continued reference to fig. 15, in a specific implementation, the detection layout determining unit 151 may include: the off-region virtual pattern setting unit is suitable for determining an off-region virtual pattern in the detection layout by taking the position of the boundary layer as a reference, wherein the off-region virtual pattern is a simulation of a pattern outside the standard unit region to be detected; the detection unit 152 is adapted to splice the layout of the standard unit to be detected and the out-of-region virtual pattern in the detection layout, verify whether the design rule is satisfied, if the design rule is satisfied, the detection result is a pass detection, otherwise, the detection result is a fail detection.
In a specific implementation, the detecting layout determining unit 151 may include: and the detection graph setting unit is suitable for determining the coordinates of the detection graph in the detection layout by taking the position of the boundary layer as a reference.
In a specific implementation, the detecting layout determining unit 151 may include: and the template library unit is suitable for determining the detection layout matched with the standard unit to be detected according to a template library, and the template library can comprise templates of the detection layout of one or more standard units.
In a specific implementation, with combined reference to fig. 15 and 17, the template library unit may include:
the template determining unit 171 is adapted to determine a template of the detection layout matched with the standard unit from the template library according to the size of the boundary layer of the standard unit to be detected;
the detection layout template utilization unit 172 is adapted to determine the detection layout of the standard cell to be detected based on the template of the detection layout.
In a specific implementation, the height of the boundary layer of the standard unit to be detected is an integral multiple of the height of the detection layout template matched with the standard unit, and the detection layout template utilization unit 172 is adapted to integrate the integral multiple of the detection layout templates to obtain the detection layout.
With continued reference to fig. 15, in a specific implementation, the detecting device of the standard cell may further include: the size determining unit 153 is adapted to determine that the size of the boundary layer of the standard cell to be detected conforms to the design rule of the standard cell before determining the detection layout based on the boundary layer of the standard cell to be detected.
The embodiment of the application also provides a generation device of the standard cell, which comprises the standard cell detection device.
The standard cell detection apparatus in the embodiment of the present application corresponds to the standard cell detection method, and the principle, noun explanation, beneficial effects, and specific implementation thereof may refer to the information extraction method in the electronic automation design in the embodiment of the present application, which is not described herein again.
The units described in the standard cell detection apparatus in the embodiments of the present application may be implemented in whole or in part by software, hardware, firmware, or any combination thereof. When implemented in software, may be implemented in whole or in part in the form of a computer program product. The computer program product includes one or more computer programs. The procedures or functions according to the present application are generated in whole or in part when the computer program instructions are loaded and executed on a computer. The computer may be a general purpose computer, a special purpose computer, a network of computers, or other programmable device. The computer program may be stored in a computer readable storage medium or transmitted from one computer readable storage medium to another computer readable storage medium.
Furthermore, each of the functional modules may be integrated into one processing component, or each of the functional modules may exist alone physically, or two or more functional modules may be integrated into one component. The integrated components can be realized in a hardware form, and can also be realized in a software functional module form. The integrated components described above may also be stored in a computer-readable storage medium if implemented in the form of software functional modules and sold or used as a stand-alone product. The storage medium may be a read-only memory, a magnetic or optical disk, or the like.
The embodiment of the present application further provides a computer device, which includes a memory and a processor, where the memory stores a computer program that can be executed on the processor, and the processor executes the standard cell detection method when executing the computer program.
The embodiment of the present application further provides another computer device, which includes a memory and a processor, where the memory stores a computer program executable on the processor, and the processor executes the standard cell generation method when executing the computer program.
The computer devices include, but are not limited to: the system comprises a server, a desktop computer, a smart phone, a notebook computer, a tablet computer, a smart bracelet, a smart watch, other smart devices or a distributed processing system formed by connecting any one or more devices in a communication way.
The embodiment of the present application further provides a computer-readable storage medium, on which a computer program is stored, and when the computer program runs, the standard cell detection method is executed.
The embodiment of the present application further provides another computer-readable storage medium, on which a computer program is stored, where the computer program runs the foregoing standard cell generation method.
That is, the circuit analysis method in electronic automation design and the information extraction method in electronic automation design in the embodiments of the present application described above may be implemented as software or computer code that can be stored in a recording medium such as a CD ROM, a RAM, a floppy disk, a hard disk, or a magneto-optical disk, or as computer code that is originally stored in a remote recording medium or a non-transitory machine-readable medium and is to be stored in a local recording medium downloaded through a network, so that the method described herein may be stored in such software processing on a recording medium using a general-purpose computer, a dedicated processor, or programmable or dedicated hardware such as an ASIC or FPGA. It will be appreciated that the computer, processor, microprocessor controller or programmable hardware includes memory components (e.g., RAM, ROM, flash memory, etc.) that can store or receive software or computer code that, when accessed and executed by the computer, processor or hardware, implements the standard cell detection method or standard cell generation method described herein. Further, when a general-purpose computer accesses code for implementing the standard cell detection method or the standard cell generation method shown herein, execution of the code converts the general-purpose computer into a special-purpose computer for executing the standard cell detection method or the standard cell generation method shown herein.
According to the technical scheme, the detection layout comprises the detection patterns which are arranged by taking the boundary layer as a reference, and the detection patterns are arranged according to the design rule of the standard unit, so that whether the standard unit to be detected meets the design rule or not can be detected based on the detection layout. The detection is not required to be carried out after all standard cells in the standard cell library are designed, error finding can be carried out in a preposed mode, the detection can be carried out on a plurality of standard cells in parallel, and then the detection efficiency of the standard cells can be improved.
Although the embodiments of the present application are disclosed above, the present application is not limited thereto. Various changes and modifications may be effected by one skilled in the art without departing from the spirit and scope of the embodiments of the application, and it is intended that the scope of the application be limited only by the claims appended hereto.
Claims (26)
1. A method for detecting a standard cell, comprising:
determining a detection layout based on a boundary layer of a standard unit to be detected, wherein the detection layout comprises the boundary layer corresponding to the boundary layer of the standard unit to be detected and a detection pattern which is set by taking the boundary layer as a reference; the detection pattern is set according to the design rule of the standard unit;
and detecting the standard unit to be detected based on the detection layout to obtain a detection result.
2. The method for detecting the standard cell according to claim 1, wherein the arrangement mode of the detection pattern in the detection layout comprises: determining a graph in a standard unit area in the detection layout by taking the position of the boundary layer as a reference, wherein the graph in the standard unit area corresponds to the graph in the standard unit to be detected;
the detecting the standard unit to be detected based on the detection layout comprises the following steps:
comparing the detection layout with the physical layout of the standard unit to be detected to obtain a comparison result; and determining the detection result of the standard cell to be detected according to the comparison result.
3. The method according to claim 2, wherein the pattern in the standard cell region includes at least one of a metal pattern and an injection layer pattern, and the determining the detection result of the standard cell to be detected according to the comparison result includes: and if the graph in the standard cell region is completely overlapped with the graph in the physical layout of the standard cell to be detected, the detection result is passed detection, otherwise, the detection result is failed detection.
4. The method according to claim 2, wherein the pattern in the standard cell region includes a pin region pattern, and the determining the detection result of the standard cell to be detected according to the comparison result includes: and if the pin graph in the standard unit region does not fall into the region outside the pin region graph in the detection layout, the detection result is passed, otherwise, the detection result is failed.
5. The method for detecting the standard cell according to claim 1, wherein the arrangement mode of the detection pattern in the detection layout comprises: determining an out-of-region virtual pattern in the detection layout by taking the position of the boundary layer as a reference, wherein the out-of-region virtual pattern is a simulation of a pattern outside the standard unit region to be detected;
the detecting the standard unit to be detected based on the detection layout comprises the following steps:
splicing the layout of the standard unit to be detected and the out-of-region virtual graph in the detection layout, and verifying whether the design rule is met; and if the design rule is met, the detection result is pass detection, otherwise, the detection result is fail detection.
6. The method for detecting the standard cell according to claim 1, wherein the arrangement mode of the detection pattern in the detection layout comprises: and determining the coordinates of the detection graph in the detection layout by taking the position of the boundary layer as a reference.
7. The method for detecting the standard cell according to claim 1, wherein the determining the detection layout based on the boundary layer of the standard cell to be detected comprises: and determining the detection layout matched with the standard unit to be detected according to a template library, wherein the template library comprises templates of the detection layout of one or more standard units.
8. The method for detecting the standard cell according to claim 7, wherein determining the detection layout matched with the standard cell to be detected according to the template library comprises:
determining a template of the detection layout matched with the standard unit to be detected from the template library according to the size of the boundary layer of the standard unit to be detected;
and determining the detection layout of the standard unit to be detected based on the template of the detection layout.
9. The method for detecting the standard cell according to claim 8, wherein the height of the boundary layer of the standard cell to be detected is an integral multiple of the height of the detection layout template matched with the boundary layer, and the determining the detection layout of the standard cell to be detected based on the detection layout template comprises: and integrating the detection layout templates of the integral multiple number to obtain the detection layout.
10. The method for detecting the standard cells according to claim 1, wherein before determining the detection layout based on the boundary layer of the standard cells to be detected, the method further comprises determining that the size of the boundary layer of the standard cells to be detected meets the design rule of the standard cells.
11. A method of generating a standard cell, comprising the standard cell detection method according to any one of claims 1 to 10.
12. A standard cell detection apparatus, comprising:
the detection layout determining unit is suitable for determining a detection layout based on a boundary layer of a standard unit to be detected, the detection layout comprises a boundary layer corresponding to the boundary layer of the standard unit to be detected and a detection pattern which is set by taking the boundary layer as a reference, and the detection pattern is set according to the design rule of the standard unit;
and the detection unit is suitable for detecting the standard unit to be detected based on the detection layout to obtain a detection result.
13. The standard cell detection apparatus according to claim 12, wherein the detection layout determining unit includes: the graph setting unit in the standard unit area is suitable for determining a graph in the standard unit area in the detection layout by taking the position of the boundary layer as a reference, and the graph in the standard unit area corresponds to the graph in the standard unit to be detected;
the detection unit comprises a comparison unit and a detection result determination unit, wherein the comparison unit is suitable for comparing the detection layout with the physical layout of the standard unit to be detected to obtain a comparison result; and the detection result determining unit is suitable for determining the detection result of the standard unit to be detected according to the comparison result.
14. The standard cell detection apparatus according to claim 13, wherein the pattern in the standard cell region includes at least one of a metal pattern and an injection layer pattern, and the detection result determination unit is adapted to determine that the detection result is a pass detection when the pattern in the standard cell region completely overlaps with the pattern in the physical layout of the standard cell to be detected, and otherwise determine that the detection result is a fail detection.
15. The apparatus according to claim 13, wherein the pattern in the standard cell region includes a pin region pattern, and the detection result determining unit is adapted to determine that the detection result is a pass when the pin pattern in the standard cell region does not fall into a region other than the pin region pattern in the detection layout, and otherwise determine that the detection result is a fail detection.
16. The standard cell detection apparatus according to claim 12, wherein the detection layout determining unit includes: the off-region virtual pattern setting unit is suitable for determining an off-region virtual pattern in the detection layout by taking the position of the boundary layer as a reference, wherein the off-region virtual pattern is a simulation of a pattern outside the standard unit region to be detected; the detection unit is suitable for splicing the layout of the standard unit to be detected and the out-of-area virtual graph in the detection layout, verifying whether the design rule is met, if the design rule is met, the detection result is passed detection, and if the design rule is not met, the detection result is failed detection.
17. The standard cell detection apparatus according to claim 12, wherein the detection layout determining unit includes: and the detection graph setting unit is suitable for determining the coordinates of the detection graph in the detection layout by taking the position of the boundary layer as a reference.
18. The standard cell detection apparatus according to claim 12, wherein the detection layout determining unit includes: and the template library unit is suitable for determining the detection layout matched with the standard unit to be detected according to a template library, and the template library comprises templates of the detection layout of one or more standard units.
19. The apparatus for detecting a standard cell according to claim 18, wherein the template library unit comprises:
the template determining unit is suitable for determining a template of the detection layout matched with the standard unit to be detected from the template library according to the size of the boundary layer of the standard unit to be detected;
and the detection layout template utilization unit is suitable for determining the detection layout of the standard unit to be detected based on the template of the detection layout.
20. The apparatus according to claim 19, wherein the height of the boundary layer of the standard cell to be detected is an integer multiple of the height of the detection layout template matched therewith, and the detection layout template utilization unit is adapted to integrate the integer multiple of the number of the detection layout templates to obtain the detection layout.
21. The standard cell detection apparatus of claim 20, further comprising: and the size determining unit is suitable for determining that the size of the boundary layer of the standard unit to be detected accords with the design rule of the standard unit before determining the detection layout based on the boundary layer of the standard unit to be detected.
22. A standard cell generation apparatus comprising the standard cell detection apparatus according to any one of claims 12 to 21.
23. A computer device comprising a memory and a processor, the memory having stored thereon a computer program operable on the processor, wherein the processor, when executing the computer program, performs the standard cell detection method of any one of claims 1 to 10.
24. A computer-readable storage medium, on which a computer program is stored, characterized in that the computer program executes the standard cell detection method according to any one of claims 1 to 10.
25. A computer device comprising a memory and a processor, the memory having stored thereon a computer program operable on the processor, wherein the processor executes the computer program to perform the standard cell generation method of claim 11.
26. A computer-readable storage medium, on which a computer program is stored, characterized in that the computer program, when running, performs the standard cell generation method of claim 11.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011247041.2A CN112347735B (en) | 2020-11-10 | 2020-11-10 | Standard cell detection method and generation method, medium and equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011247041.2A CN112347735B (en) | 2020-11-10 | 2020-11-10 | Standard cell detection method and generation method, medium and equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112347735A true CN112347735A (en) | 2021-02-09 |
| CN112347735B CN112347735B (en) | 2024-10-22 |
Family
ID=74363216
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011247041.2A Active CN112347735B (en) | 2020-11-10 | 2020-11-10 | Standard cell detection method and generation method, medium and equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112347735B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113268947A (en) * | 2021-06-11 | 2021-08-17 | 西安微电子技术研究所 | Method, system and equipment for detecting consistency of chip layout and readable storage medium |
| CN117094280A (en) * | 2023-08-22 | 2023-11-21 | 合芯科技(苏州)有限公司 | Power line and ground wire access point regular detection method, device, terminal and medium |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060153454A1 (en) * | 2005-01-11 | 2006-07-13 | Siemens Aktiengesellschaft | Method for alignment of a graphic object on a overview image of a subject |
| US20100088659A1 (en) * | 2008-10-07 | 2010-04-08 | Arm Limited, | Compensating for non-uniform boundary conditions in standard cells |
| US20120286331A1 (en) * | 2011-05-11 | 2012-11-15 | Texas Instruments Incorporated | Integrated circuits and processes for protection of standard cell performance from context effects |
| CN102831268A (en) * | 2012-08-16 | 2012-12-19 | 复旦大学 | Fast generating method of user-customizable PLD (programmable logic device) layouts |
| US8918743B1 (en) * | 2013-08-12 | 2014-12-23 | Synopsys, Inc. | Edge-based full chip mask topography modeling |
| US20150067616A1 (en) * | 2013-08-28 | 2015-03-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Cell layout design and method |
| CN106682344A (en) * | 2017-01-04 | 2017-05-17 | 上海华虹宏力半导体制造有限公司 | Method for detecting level of non-rectangular area of layout |
| CN108802743A (en) * | 2017-05-04 | 2018-11-13 | 波音公司 | Light detection and ranging LIDAR ice detecting systems |
| CN109684707A (en) * | 2018-12-19 | 2019-04-26 | 上海华力微电子有限公司 | A kind of standard cell lib layout design rules verification method |
| CN111754479A (en) * | 2020-06-22 | 2020-10-09 | 上海华力微电子有限公司 | Checking method for accurate matching of layout graphs |
-
2020
- 2020-11-10 CN CN202011247041.2A patent/CN112347735B/en active Active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060153454A1 (en) * | 2005-01-11 | 2006-07-13 | Siemens Aktiengesellschaft | Method for alignment of a graphic object on a overview image of a subject |
| US20100088659A1 (en) * | 2008-10-07 | 2010-04-08 | Arm Limited, | Compensating for non-uniform boundary conditions in standard cells |
| US20120286331A1 (en) * | 2011-05-11 | 2012-11-15 | Texas Instruments Incorporated | Integrated circuits and processes for protection of standard cell performance from context effects |
| CN102831268A (en) * | 2012-08-16 | 2012-12-19 | 复旦大学 | Fast generating method of user-customizable PLD (programmable logic device) layouts |
| US8918743B1 (en) * | 2013-08-12 | 2014-12-23 | Synopsys, Inc. | Edge-based full chip mask topography modeling |
| US20150067616A1 (en) * | 2013-08-28 | 2015-03-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Cell layout design and method |
| CN106682344A (en) * | 2017-01-04 | 2017-05-17 | 上海华虹宏力半导体制造有限公司 | Method for detecting level of non-rectangular area of layout |
| CN108802743A (en) * | 2017-05-04 | 2018-11-13 | 波音公司 | Light detection and ranging LIDAR ice detecting systems |
| CN109684707A (en) * | 2018-12-19 | 2019-04-26 | 上海华力微电子有限公司 | A kind of standard cell lib layout design rules verification method |
| CN111754479A (en) * | 2020-06-22 | 2020-10-09 | 上海华力微电子有限公司 | Checking method for accurate matching of layout graphs |
Non-Patent Citations (1)
| Title |
|---|
| BOZORG-HADDAD, O 等: "Investigation of Climatic Variability with Hybrid Statistical Analysis", 《WATER RESOURCES MANAGEMENT》, vol. 31, no. 1, pages 341 - 353, XP036139302, DOI: 10.1007/s11269-016-1530-4 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113268947A (en) * | 2021-06-11 | 2021-08-17 | 西安微电子技术研究所 | Method, system and equipment for detecting consistency of chip layout and readable storage medium |
| CN117094280A (en) * | 2023-08-22 | 2023-11-21 | 合芯科技(苏州)有限公司 | Power line and ground wire access point regular detection method, device, terminal and medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112347735B (en) | 2024-10-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6732338B2 (en) | Method for comprehensively verifying design rule checking runsets | |
| US7096447B1 (en) | Method and apparatus for efficiently locating and automatically correcting certain violations in a complex existing circuit layout | |
| US6804808B2 (en) | Redundant via rule check in a multi-wide object class design layout | |
| US10049175B1 (en) | Methods, systems, and articles of manufacture for interactively implementing physical electronic designs with track patterns | |
| EP0848342A2 (en) | Intergrated circuit design method, database apparatus for designing integrated circuit and integrated circuit design support apparatus | |
| US9990458B2 (en) | Generic design rule checking (DRC) test case extraction | |
| US8875064B2 (en) | Automated design rule checking (DRC) test case generation | |
| US8984459B2 (en) | Methods and apparatus for layout verification | |
| CN112380809B (en) | Standard unit, physical rule verification method, device and equipment of standard unit library | |
| US8762907B2 (en) | Hierarchical equivalence checking and efficient handling of equivalence checks when engineering change orders are in an unsharable register transfer level | |
| CN112347735B (en) | Standard cell detection method and generation method, medium and equipment | |
| US8645902B1 (en) | Methods, systems, and computer program products for implementing interactive coloring of physical design components in a physical electronic design with multiple-patterning techniques awareness | |
| CN110941934A (en) | FPGA prototype verification development board segmentation simulation system, method, medium and terminal | |
| US10628550B2 (en) | Method for designing an integrated circuit, and method of manufacturing the integrated circuit | |
| KR20180127141A (en) | Computer-implemented method and computing system for designing integrated circuit and method of manufacturing integrated circuit | |
| CN103646031B (en) | The coordinate data control methods of DRC files | |
| US8219948B2 (en) | Layout verification device, layout verification program, and layout verification method of layout pattern of semiconductor device | |
| US8984468B1 (en) | Method to adaptively calculate resistor mesh in IC designs | |
| CN111460629A (en) | Graphic data checking method and device, electronic equipment and computer storage medium | |
| US20050120325A1 (en) | Method of verifying corrected photomask-pattern results and device for the same | |
| CN117669480A (en) | Test method, device and equipment of layout verification tool and storage medium | |
| CN115563930A (en) | Automatic verification method and device based on storage model, terminal and storage medium | |
| CN115374735A (en) | Automation for functional safety diagnostic coverage | |
| CN112347734A (en) | Electronic automation design method, device, medium and equipment for integrated circuit | |
| CN112685871A (en) | Lightning protection range simulation method, device, equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |