CN112017983A - Method for detecting contact hole and processing method for semiconductor product - Google Patents
Method for detecting contact hole and processing method for semiconductor product Download PDFInfo
- Publication number
- CN112017983A CN112017983A CN202010737806.4A CN202010737806A CN112017983A CN 112017983 A CN112017983 A CN 112017983A CN 202010737806 A CN202010737806 A CN 202010737806A CN 112017983 A CN112017983 A CN 112017983A
- Authority
- CN
- China
- Prior art keywords
- oxide layer
- contact hole
- wafer
- semiconductor structure
- single crystal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 43
- 238000000034 method Methods 0.000 title claims abstract description 33
- 238000003672 processing method Methods 0.000 title claims description 6
- 239000013078 crystal Substances 0.000 claims abstract description 24
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 22
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 22
- 239000010703 silicon Substances 0.000 claims abstract description 22
- 238000007689 inspection Methods 0.000 claims abstract description 19
- 238000001514 detection method Methods 0.000 claims abstract description 13
- 230000003287 optical effect Effects 0.000 claims abstract description 8
- 230000000149 penetrating effect Effects 0.000 claims abstract description 8
- 238000012545 processing Methods 0.000 claims abstract description 6
- 238000005498 polishing Methods 0.000 claims description 14
- 239000000126 substance Substances 0.000 claims description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 3
- 238000000151 deposition Methods 0.000 claims description 3
- 238000001312 dry etching Methods 0.000 claims description 3
- 238000013473 artificial intelligence Methods 0.000 claims description 2
- 238000004943 liquid phase epitaxy Methods 0.000 claims description 2
- 239000000463 material Substances 0.000 claims description 2
- 238000001451 molecular beam epitaxy Methods 0.000 claims description 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 2
- 238000000927 vapour-phase epitaxy Methods 0.000 claims description 2
- 230000003647 oxidation Effects 0.000 claims 1
- 238000007254 oxidation reaction Methods 0.000 claims 1
- 238000010894 electron beam technology Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- 239000007788 liquid Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000003082 abrasive agent Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000007800 oxidant agent Substances 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
本申请公开了一种接触孔的检测方法及半导体产品的处理方法。该检测方法用于检测出半导体结构上的开放不良的接触孔;所述半导体结构包括晶圆以及位于所述晶圆上的氧化物层;所述氧化物层上开设有若干贯穿所述氧化物层的接触孔;所述检测方法包括:在所述晶圆上进行外延生长工艺,以便在所述接触孔内生成硅单晶体;通过光学检验设备检测所述半导体结构,将检测到的未生成有硅单晶体的接触孔确定为开放不良的接触孔。本公开实施例提供的开放不良的接触孔的检测方法,使用光学检验设备就能快速全面准确地检测出半导体结构是否存在接触孔开放不良问题。
The present application discloses a method for detecting a contact hole and a method for processing a semiconductor product. The detection method is used for detecting poorly opened contact holes on a semiconductor structure; the semiconductor structure includes a wafer and an oxide layer on the wafer; the oxide layer is provided with a plurality of penetrating oxide layers. The contact hole of the layer; the detection method includes: performing an epitaxial growth process on the wafer, so as to generate a silicon single crystal in the contact hole; detecting the semiconductor structure by optical inspection equipment, The contact hole of the silicon single crystal was determined to be a poorly opened contact hole. The method for detecting a poorly opened contact hole provided by the embodiment of the present disclosure can quickly, comprehensively and accurately detect whether the semiconductor structure has a poorly opened contact hole problem by using an optical inspection device.
Description
技术领域technical field
本公开涉及半导体技术领域,具体涉及一种开放不良的接触孔的检测方法及半导体产品的处理方法。The present disclosure relates to the technical field of semiconductors, and in particular, to a method for detecting poorly opened contact holes and a method for processing semiconductor products.
背景技术Background technique
在进行半导体制造工艺时,为了将导线连接需要制作接触孔。半导体芯片缩小,接触孔也渐渐变小变深,要打造完美的接触孔也日渐困难。接触孔如果没做好,导线与导线无法连接的情况称为接触孔开放不良,虽然开放不良会以电子束检验设备来进行检查,但是有时会因为一些原因导致无法检测出不良问题。在半导体制造工艺发生的许多不良问题中,利用电子束检验设备来检验刻蚀接触孔时发生的接触孔开放不良的问题。电子束检验设备的低量测速度导致无法测量整个晶圆,刻蚀时,若接触件底部残留非常薄的绝缘膜,就无法检验出开放不良的问题。In the semiconductor manufacturing process, contact holes need to be formed in order to connect wires. Semiconductor chips are shrinking, and contact holes are getting smaller and deeper, making it increasingly difficult to create perfect contact holes. If the contact holes are not well made and the wires cannot be connected to the wires, it is called poor opening of the contact holes. Although the poor opening will be inspected by electron beam inspection equipment, sometimes due to some reasons, the defective problem cannot be detected. Among the many defects that occur in the semiconductor manufacturing process, an electron beam inspection apparatus is used to inspect the problem of poor opening of the contact hole that occurs when the contact hole is etched. The low measurement speed of electron beam inspection equipment makes it impossible to measure the entire wafer. During etching, if a very thin insulating film remains on the bottom of the contact, it is impossible to detect the problem of poor opening.
使用电子束检验设备检验接触孔开放不良时,如图1和图2所示,如果接触孔6残留绝缘膜3和4(其中绝缘膜3比绝缘膜4薄一些,绝缘膜可以为氧化物材料制成),则接触孔6下方的电子无法穿越绝缘膜3和4到外部,因此从图2中所示的最右侧的接触孔6开口处看起来是暗的,导致电子束检验设备无法检出接触孔开放不良状况。如图3和图4所示,在大深度的接触孔6下方所发生的电子被氧化物层5吸收,到达外部的电子数量就非常少,电子束检验设备也无法检测出来,因此难以将该状况与开放不良状况进行区分。另外,电子束检验设备检测的速度相当慢,能检验的面积和时间相当受限。When using electron beam inspection equipment to inspect the poor opening of the contact holes, as shown in Figures 1 and 2, if the
发明内容SUMMARY OF THE INVENTION
本公开的目的是提供一种接触孔的检测方法及半导体产品的处理方法。为了对披露的实施例的一些方面有一个基本的理解,下面给出了简单的概括。该概括部分不是泛泛评述,也不是要确定关键/重要组成元素或描绘这些实施例的保护范围。其唯一目的是用简单的形式呈现一些概念,以此作为后面的详细说明的序言。The purpose of the present disclosure is to provide a method for detecting a contact hole and a method for processing a semiconductor product. In order to provide a basic understanding of some aspects of the disclosed embodiments, a brief summary is given below. This summary is not intended to be an extensive review, nor is it intended to identify key/critical elements or delineate the scope of protection of these embodiments. Its sole purpose is to present some concepts in a simplified form as a prelude to the detailed description that follows.
根据本公开实施例的一个方面,提供一种接触孔的检测方法,用于检测出半导体结构上的开放不良的接触孔;所述半导体结构包括晶圆以及位于所述晶圆上的氧化物层;所述氧化物层上开设有若干贯穿所述氧化物层的接触孔;所述检测方法包括:According to an aspect of the embodiments of the present disclosure, a method for detecting contact holes is provided, which is used for detecting poorly opened contact holes on a semiconductor structure; the semiconductor structure includes a wafer and an oxide layer on the wafer. ; The oxide layer is provided with a number of contact holes penetrating the oxide layer; the detection method includes:
在所述晶圆上进行外延生长工艺,以便在所述接触孔内生成硅单晶体;performing an epitaxial growth process on the wafer to generate a silicon single crystal in the contact hole;
通过光学检验设备检测所述半导体结构,将检测到的未生成有硅单晶体的接触孔确定为开放不良的接触孔。The semiconductor structure is inspected by an optical inspection apparatus, and the detected contact hole in which the silicon single crystal is not formed is determined as a poorly opened contact hole.
根据本公开实施例的另一个方面,提供一种半导体产品的处理方法,包括:According to another aspect of the embodiments of the present disclosure, a method for processing a semiconductor product is provided, including:
提供一半导体结构;所述半导体结构为包括晶圆以及位于所述晶圆上的氧化物层;所述氧化物层上开设有若干贯穿所述氧化物层的接触孔;A semiconductor structure is provided; the semiconductor structure includes a wafer and an oxide layer on the wafer; a plurality of contact holes penetrating the oxide layer are formed on the oxide layer;
利用上述的检测方法检测出所述半导体结构上的开放不良的接触孔;Using the above-mentioned detection method to detect the poorly opened contact hole on the semiconductor structure;
进行平坦化操作,将所述硅单晶体的高于所述氧化物层顶面的部分去除。A planarization operation is performed to remove a portion of the silicon single crystal higher than the top surface of the oxide layer.
根据本公开实施例的另一个方面,提供一种电子设备,包括通过上述的处理方法处理得到的半导体产品。According to another aspect of the embodiments of the present disclosure, there is provided an electronic device including a semiconductor product processed by the above-mentioned processing method.
本公开实施例的其中一个方面提供的技术方案可以包括以下有益效果:The technical solution provided by one aspect of the embodiments of the present disclosure may include the following beneficial effects:
本公开实施例提供的接触孔的检测方法,使用光学检验设备就能快速全面准确地检测出半导体结构是否存在接触孔开放不良问题。The contact hole detection method provided by the embodiment of the present disclosure can quickly, comprehensively and accurately detect whether there is a problem of poor opening of the contact hole in the semiconductor structure by using the optical inspection equipment.
本公开的其他特征和优点将在随后的说明书中阐述,并且,部分地从说明书中变得显而易见,或者,部分特征和优点可以从说明书中推知或毫无疑义地确定,或者通过实施本公开实施例了解。本公开的目的和其他优点可通过在所写的说明书、权利要求书、以及附图中所特别指出的结构来实现和获得。Other features and advantages of the present disclosure will be set forth in the description that follows, and, in part, will become apparent from the description, or may be inferred or unambiguously determined from the description, or may be practiced by practice of the present disclosure. example to understand. The objectives and other advantages of the present disclosure may be realized and attained by the structure particularly pointed out in the written description, claims, and drawings.
附图说明Description of drawings
为了更清楚地说明本公开实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本公开中记载的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the embodiments of the present disclosure or the technical solutions in the prior art, the following briefly introduces the accompanying drawings that need to be used in the description of the embodiments or the prior art. Obviously, the drawings in the following description are only These are some embodiments described in the present disclosure. For those of ordinary skill in the art, other drawings can also be obtained from these drawings without creative efforts.
图1示出了现有技术中接触孔内有绝缘膜导致接触孔开放不良、导致接触孔下方的电子无法穿越绝缘膜出来的示意图;其中,e代表电子,箭头方向代表电子的运动方向;Fig. 1 shows the schematic diagram of the prior art that there is an insulating film in the contact hole, which leads to poor opening of the contact hole, so that the electrons under the contact hole cannot pass through the insulating film; wherein, e represents electrons, and the arrow direction represents the movement direction of electrons;
图2示出了图1的顶视图;Fig. 2 shows the top view of Fig. 1;
图3示出了现有技术的大深度的接触孔的示意图;FIG. 3 shows a schematic diagram of a large depth contact hole in the prior art;
图4示出了图3的顶视图;Fig. 4 shows the top view of Fig. 3;
图5示出了本公开的一个实施例的接触孔的检测方法的流程图;FIG. 5 shows a flowchart of a method for detecting a contact hole according to an embodiment of the present disclosure;
图6示出了本公开的一个实施例的开设有接触孔的半导体结构的示意图;FIG. 6 shows a schematic diagram of a semiconductor structure with contact holes opened according to an embodiment of the present disclosure;
图7示出了本公开的一个实施例的外延生长后的结构示意图;FIG. 7 shows a schematic structural diagram of an embodiment of the present disclosure after epitaxial growth;
图8示出了本公开的一个实施例的将硅单晶体的高于氧化物层顶面的部分去除后的结构示意图;FIG. 8 shows a schematic structural diagram of the silicon single crystal after removing the part of the silicon single crystal higher than the top surface of the oxide layer according to an embodiment of the present disclosure;
图9示出了本公开的一个实施例的检测接触孔开放不良问题时得到的正对着接触孔的开口方向的图像。FIG. 9 shows an image facing the opening direction of the contact hole obtained when the problem of poor opening of the contact hole is detected according to an embodiment of the present disclosure.
具体实施方式Detailed ways
以下,将参照附图来描述本公开的实施例。但是应该理解,这些描述只是示例性的,而并非要限制本公开的范围。此外,在以下说明中,省略了对公知结构和技术的描述,以避免不必要地混淆本公开的概念。Hereinafter, embodiments of the present disclosure will be described with reference to the accompanying drawings. It should be understood, however, that these descriptions are exemplary only, and are not intended to limit the scope of the present disclosure. Also, in the following description, descriptions of well-known structures and techniques are omitted to avoid unnecessarily obscuring the concepts of the present disclosure.
在附图中示出了根据本公开实施例的各种结构示意图。这些图并非是按比例绘制的,其中为了清楚表达的目的,放大了某些细节,并且可能省略了某些细节。图中所示出的各种区域、层的形状以及它们之间的相对大小、位置关系仅是示例性的,实际中可能由于制造公差或技术限制而有所偏差,并且本领域技术人员根据实际所需可以另外设计具有不同形状、大小、相对位置的区域/层。Various structural schematic diagrams according to embodiments of the present disclosure are shown in the accompanying drawings. The figures are not to scale, some details have been exaggerated for clarity, and some details may have been omitted. The shapes of the various regions and layers shown in the figures, as well as their relative sizes and positional relationships are only exemplary, and in practice, there may be deviations due to manufacturing tolerances or technical limitations, and those skilled in the art should Regions/layers with different shapes, sizes, relative positions can be additionally designed as desired.
在本公开的上下文中,当将一层/元件称作位于另一层/元件“上”时,该层/元件可以直接位于该另一层/元件上,或者它们之间可以存在居中层/元件。另外,如果在一种朝向中一层/元件位于另一层/元件“上”,那么当调转朝向时,该层/元件可以位于该另一层/元件“下”。In the context of this disclosure, when a layer/element is referred to as being "on" another layer/element, it can be directly on the other layer/element or intervening layers/elements may be present therebetween. element. In addition, if a layer/element is "on" another layer/element in one orientation, then when the orientation is reversed, the layer/element can be "under" the other layer/element.
本公开的第一个实施例提供了一种接触孔的检测方法,用于检测出半导体结构上的开放不良的接触孔;如图5-图8所示,半导体结构包括晶圆1以及位于晶圆1上的氧化物层5;氧化物层5上开设有若干贯穿氧化物层5的接触孔6;检测方法包括:The first embodiment of the present disclosure provides a contact hole detection method for detecting poorly opened contact holes on a semiconductor structure; as shown in FIGS. 5-8 , the semiconductor structure includes a
S10、在晶圆1上进行外延生长工艺,以便在接触孔6内生成硅单晶体7。S10 , performing an epitaxial growth process on the
氧化物层5可以为氧化硅层。外延生长工艺可以采用气相外延工艺、液相外延工艺或分子束外延工艺。具体地,该步骤中的外延生长是指在晶圆1上沉积一层与晶圆1晶向相同的单晶层,犹如晶圆1向外延伸“生长”了一段。The
S20、通过光学检验设备检测半导体结构,将检测到的未生成有硅单晶体7的接触孔6确定为开放不良的接触孔。S20. The semiconductor structure is inspected by an optical inspection device, and the detected
本实施例的方法能够通过光学检验设备将电子束检验设备无法检验出的接触孔开放不良状况迅速又准确地检验出来,检测速度快,能检验的面积和时间不受限。通过本实施例的方法,不必使用电子束检验设备,使用光学检验设备来检验接触孔是否存在开放不良问题,能快速全面准确地检测出半导体结构是否存在接触孔开放不良的问题。以便快速改善接触孔开放不良状况,提升良率。如图9所示为通过本实施例的方法获得的正对着接触孔的开口方向的图像,斑点8所示即为开放不良的接触孔的开口。The method of this embodiment can quickly and accurately detect the poor opening of the contact hole that cannot be detected by the electron beam inspection device through the optical inspection device. The inspection speed is fast, and the area and time that can be inspected are not limited. With the method of this embodiment, it is not necessary to use electron beam inspection equipment, and optical inspection equipment is used to inspect whether there is a problem of poor opening of the contact hole, and whether the problem of poor opening of the contact hole in the semiconductor structure can be quickly, comprehensively and accurately detected. In order to quickly improve the poor opening of the contact hole and improve the yield. As shown in FIG. 9 , the image obtained by the method of this embodiment is directly opposite to the opening direction of the contact hole, and the
本申请的第二个实施例提供了一种半导体产品的处理方法,包括:A second embodiment of the present application provides a method for processing a semiconductor product, including:
S1、提供一半导体结构。S1. Provide a semiconductor structure.
如图5-图8所示,该半导体结构为包括晶圆1以及位于晶圆1上的氧化物层5;氧化物层5上开设有若干贯穿氧化物层5的接触孔6。As shown in FIGS. 5-8 , the semiconductor structure includes a
具体地,提供一半导体结构,包括:Specifically, a semiconductor structure is provided, including:
S101、提供一晶圆1。S101 , providing a
S102、在晶圆1上沉积氧化物层5。S102 , depositing an
S103、在氧化物层5上刻蚀出若干贯穿氧化物层5的接触孔6。S103 , etching a plurality of
所述刻蚀为干法刻蚀或湿法刻蚀。The etching is dry etching or wet etching.
S2、利用本申请第一个实施例的检测方法检测出所述半导体结构上的开放不良的接触孔6。S2. Use the detection method of the first embodiment of the present application to detect the poorly opened
S3、对该半导体结构进行平坦化操作,将硅单晶体7的高于氧化物层5顶面的部分去除。S3 , performing a planarization operation on the semiconductor structure, and removing the part of the silicon single crystal 7 higher than the top surface of the
平坦化操作可以为化学机械抛光操作或者干法刻蚀操作。平坦化操作能够确保氧化物层5的顶面保持平坦。The planarization operation may be a chemical mechanical polishing operation or a dry etching operation. The planarization operation can ensure that the top surface of the
所述进行化学机械抛光操作,包括对硅单晶体7的高于氧化物层5顶面的部分(即高于氧化物层5顶面的硅单晶体)交替进行化学作用处理和机械作用处理,直至硅单晶体7的高于氧化物层5顶面的部分(高于氧化物层5顶面的硅单晶体)完全被去除为止。The chemical mechanical polishing operation includes alternately performing chemical action treatment and mechanical action treatment on the portion of the silicon single crystal 7 higher than the top surface of the oxide layer 5 (ie, the silicon single crystal higher than the top surface of the oxide layer 5) until the silicon The portion of the single crystal 7 higher than the top surface of the oxide layer 5 (the silicon single crystal higher than the top surface of the oxide layer 5 ) is completely removed.
其中,所述化学作用处理包括:利用抛光液处理硅单晶体7的高于氧化物层5顶面的部分(即高于氧化物层5顶面的硅单晶体),使高于氧化物层5顶面的部分(即高于氧化物层5顶面的硅单晶体)的表面部分与抛光液发生化学反应,生成一层软质层。Wherein, the chemical action treatment includes: using a polishing solution to process the part of the silicon single crystal 7 higher than the top surface of the oxide layer 5 (that is, the silicon single crystal higher than the top surface of the oxide layer 5 ), so that the part higher than the top surface of the
所述机械作用处理包括:摩擦去除所述软质层,使剩余的高于氧化物层5顶面的硅单晶体重新裸露出来。The mechanical action treatment includes: removing the soft layer by rubbing, so that the remaining silicon single crystal higher than the top surface of the
所述摩擦去除所述软质层,包括:利用抛光垫和抛光液中的磨料摩擦去除软质层。The rubbing to remove the soft layer includes: rubbing and removing the soft layer with abrasives in the polishing pad and the polishing liquid.
进行化学抛光操作所需要的装置包括抛光机、抛光液以及抛光垫等。化学机械抛光的过程即使该半导体结构在一定的下压力及抛光液(由超细颗粒磨料、化学氧化剂和液体介质组成的混合液)的作用下,相对于一个抛光垫作旋转运动,借助磨料的机械磨削及化学氧化剂的腐蚀作用完成对硅单晶体7的高于氧化物层5顶面的部分的去除。The equipment required for chemical polishing operations includes polishing machines, polishing liquids, polishing pads, and the like. In the process of chemical mechanical polishing, even if the semiconductor structure rotates relative to a polishing pad under the action of a certain down pressure and polishing liquid (a mixture of ultra-fine grain abrasives, chemical oxidants and liquid media), with the help of the abrasive The removal of the portion of the silicon single crystal 7 higher than the top surface of the
本申请的第三个实施例提供了一种电子设备,包括通过第二个实施例的处理方法处理得到的半导体产品。该电子设备,包括智能电话、计算机、平板电脑、可穿戴智能设备、人工智能设备、移动电源。A third embodiment of the present application provides an electronic device including a semiconductor product processed by the processing method of the second embodiment. The electronic devices include smart phones, computers, tablet computers, wearable smart devices, artificial intelligence devices, and power banks.
在以上的描述中,对于各层的构图、刻蚀等技术细节并没有做出详细的说明。但是本领域技术人员应当理解,可以通过各种技术手段,来形成所需形状的层、区域等。另外,为了形成同一结构,本领域技术人员还可以设计出与以上描述的方法并不完全相同的方法。另外,尽管在以上分别描述了各实施例,但是这并不意味着各个实施例中的措施不能有利地结合使用。In the above description, technical details such as patterning and etching of each layer are not described in detail. However, those skilled in the art should understand that various technical means can be used to form layers, regions, etc. of desired shapes. In addition, in order to form the same structure, those skilled in the art can also design methods that are not exactly the same as those described above. Additionally, although the various embodiments have been described above separately, this does not mean that the measures in the various embodiments cannot be used in combination to advantage.
以上对本公开的实施例进行了描述。但是,这些实施例仅仅是为了说明的目的,而并非为了限制本公开的范围。本公开的范围由所附权利要求及其等价物限定。不脱离本公开的范围,本领域技术人员可以做出多种替代和修改,这些替代和修改都应落在本公开的范围之内。Embodiments of the present disclosure have been described above. However, these examples are for illustrative purposes only, and are not intended to limit the scope of the present disclosure. The scope of the present disclosure is defined by the appended claims and their equivalents. Without departing from the scope of the present disclosure, those skilled in the art can make various substitutions and modifications, and these substitutions and modifications should all fall within the scope of the present disclosure.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010737806.4A CN112017983A (en) | 2020-07-28 | 2020-07-28 | Method for detecting contact hole and processing method for semiconductor product |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010737806.4A CN112017983A (en) | 2020-07-28 | 2020-07-28 | Method for detecting contact hole and processing method for semiconductor product |
Publications (1)
Publication Number | Publication Date |
---|---|
CN112017983A true CN112017983A (en) | 2020-12-01 |
Family
ID=73499338
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010737806.4A Pending CN112017983A (en) | 2020-07-28 | 2020-07-28 | Method for detecting contact hole and processing method for semiconductor product |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN112017983A (en) |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003318243A (en) * | 2002-04-25 | 2003-11-07 | Jeol Ltd | Etching monitor method |
KR20080082696A (en) * | 2007-03-09 | 2008-09-12 | 삼성전자주식회사 | Contact Open Defect Inspection Method for Semiconductor Devices |
CN102723294A (en) * | 2012-06-20 | 2012-10-10 | 上海华力微电子有限公司 | Method for detecting registration between contact hole and polycrystalline silicon gate |
CN103354211A (en) * | 2013-06-25 | 2013-10-16 | 上海华力微电子有限公司 | Method for measuring and calculating alignment deviation of contact holes and polycrystalline silicon gates |
CN104091769A (en) * | 2014-07-25 | 2014-10-08 | 上海华力微电子有限公司 | Method for detecting etching insufficiency of through hole |
CN104465439A (en) * | 2014-11-26 | 2015-03-25 | 上海华力微电子有限公司 | Monitoring structure and method for source and drain ion implantation deviation |
CN106847728A (en) * | 2017-04-07 | 2017-06-13 | 上海华力微电子有限公司 | The inspection method of contact hole manufacture craft defect |
CN107507786A (en) * | 2017-08-23 | 2017-12-22 | 上海华力微电子有限公司 | Contact hole tack coat exception defect inspection method on a kind of polysilicon |
CN107579014A (en) * | 2017-08-29 | 2018-01-12 | 上海华力微电子有限公司 | Contact hole high value defect inspection method on a kind of polysilicon |
-
2020
- 2020-07-28 CN CN202010737806.4A patent/CN112017983A/en active Pending
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003318243A (en) * | 2002-04-25 | 2003-11-07 | Jeol Ltd | Etching monitor method |
KR20080082696A (en) * | 2007-03-09 | 2008-09-12 | 삼성전자주식회사 | Contact Open Defect Inspection Method for Semiconductor Devices |
CN102723294A (en) * | 2012-06-20 | 2012-10-10 | 上海华力微电子有限公司 | Method for detecting registration between contact hole and polycrystalline silicon gate |
CN103354211A (en) * | 2013-06-25 | 2013-10-16 | 上海华力微电子有限公司 | Method for measuring and calculating alignment deviation of contact holes and polycrystalline silicon gates |
CN104091769A (en) * | 2014-07-25 | 2014-10-08 | 上海华力微电子有限公司 | Method for detecting etching insufficiency of through hole |
CN104465439A (en) * | 2014-11-26 | 2015-03-25 | 上海华力微电子有限公司 | Monitoring structure and method for source and drain ion implantation deviation |
CN106847728A (en) * | 2017-04-07 | 2017-06-13 | 上海华力微电子有限公司 | The inspection method of contact hole manufacture craft defect |
CN107507786A (en) * | 2017-08-23 | 2017-12-22 | 上海华力微电子有限公司 | Contact hole tack coat exception defect inspection method on a kind of polysilicon |
CN107579014A (en) * | 2017-08-29 | 2018-01-12 | 上海华力微电子有限公司 | Contact hole high value defect inspection method on a kind of polysilicon |
Non-Patent Citations (1)
Title |
---|
阮勇,尤政: "《硅MEMS工艺与设备基础》", 31 December 2018 * |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100970069B1 (en) | Manufacturing Method of Semiconductor Device and Semiconductor Manufacturing Device | |
CN101996911B (en) | Failure analysis method of gate oxide | |
JP2017123458A (en) | Semiconductor wafer, semiconductor structure, and method of manufacturing the semiconductor wafer | |
CN1520348A (en) | Endpoint Detection System for Chemical Mechanical Polishing | |
CN100578731C (en) | Cleaning method of semiconductor substrate | |
CN110473799B (en) | Method for detecting hole defects in shallow trench isolation structure | |
US20070072368A1 (en) | Method of cleaning semiconductor surfaces | |
US20100258143A1 (en) | Scrubber clean before oxide chemical mechanical polish (cmp) for reduced microscratches and improved yields | |
CN112017983A (en) | Method for detecting contact hole and processing method for semiconductor product | |
US8366852B2 (en) | Method of forming temporary carrier structure and associated release techniques | |
KR0172720B1 (en) | Method of manufacturing test piece in semiconductor device | |
US5849642A (en) | Method of fabricating specimen for exposing defects of a semiconductor device for observation and analysis | |
CN115050660A (en) | Method for detecting metal hole defect in semiconductor structure | |
CN1629624B (en) | Method for monitoring wafer defects | |
CN114242608A (en) | Method for forming semiconductor structure, method for online inspection, and test structure | |
TW200411812A (en) | Method of fabricating shallow trench isolation | |
CN118692937B (en) | An optimization method for online measurement of groove depth | |
CN103822813A (en) | Manufacturing method of semiconductor device test sample | |
CN113506746B (en) | Methods to solve the high step difference in the marking area of super knot process | |
CN107331632A (en) | A kind of polysilicon side wall deposits the detection method of needle pore defect | |
KR100713343B1 (en) | Detecting and Removing Fine Particles in the Device Separation Process | |
Mulder et al. | A Simple Polishing Technique for Removing the Entire Metallization Stack for Sub 100 nm Device Technologies | |
TW202331800A (en) | Method and system for improving surface flatness of silicon wafer | |
Tan et al. | Physical failure analysis techniques and studies on vertical short issue of 65nm devices | |
JPH11251273A (en) | Method for manufacturing semiconductor integrated circuit device, method for manufacturing semiconductor wafer, and semiconductor wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20201201 |