[go: up one dir, main page]

CN111799169B - Process for processing TGV by combining femtosecond laser with HF wet etching - Google Patents

Process for processing TGV by combining femtosecond laser with HF wet etching Download PDF

Info

Publication number
CN111799169B
CN111799169B CN202010693932.4A CN202010693932A CN111799169B CN 111799169 B CN111799169 B CN 111799169B CN 202010693932 A CN202010693932 A CN 202010693932A CN 111799169 B CN111799169 B CN 111799169B
Authority
CN
China
Prior art keywords
wafer
glass
etching
tgv
femtosecond laser
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010693932.4A
Other languages
Chinese (zh)
Other versions
CN111799169A (en
Inventor
严立巍
陈政勋
李景贤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shaoxing Tongxincheng Integrated Circuit Co ltd
Original Assignee
Shaoxing Tongxincheng Integrated Circuit Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shaoxing Tongxincheng Integrated Circuit Co ltd filed Critical Shaoxing Tongxincheng Integrated Circuit Co ltd
Priority to CN202010693932.4A priority Critical patent/CN111799169B/en
Publication of CN111799169A publication Critical patent/CN111799169A/en
Application granted granted Critical
Publication of CN111799169B publication Critical patent/CN111799169B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/352Working by laser beam, e.g. welding, cutting or boring for surface treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486Via connections through the substrate with or without pins

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Mechanical Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Optics & Photonics (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Laser Beam Processing (AREA)
  • Surface Treatment Of Glass (AREA)

Abstract

The invention discloses a process for processing TGV by combining femtosecond laser with HF wet etching, which comprises the following steps: s1, bonding a wafer to a glass carrier plate, scanning the periphery of a hole on the glass surface by using femtosecond laser, and etching the hole in an annular mode by using HF; s2, thinning the back of the wafer and performing element engineering; s3, performing pattern etching processing on the glass surface for the second time by using HF etching, and finishing perforation; s4, stripping glass in the middle island region to complete integral TGV penetration; s5, etching the adhesion layer and the release layer by using O 2 Plasma to enable TGV to be completely communicated with the front surface of the wafer, and continuing the manufacturing process of chemical plating and electroplating metal. The invention adopts the mode of combining femtosecond laser with HF wet etching to form the perforated glass carrier plate by two times of etching, has little influence on the overall strength, can still bear the stress during grinding, has smooth coating surface, greatly reduces the processing area and improves the efficiency by using the femtosecond laser to deconstruct the glass structure bonding around the hole, and can carry out double-sided processing technology.

Description

Process for processing TGV by combining femtosecond laser with HF wet etching
Technical Field
The invention relates to the field of semiconductors, in particular to a process for processing TGV by combining femtosecond laser with HF wet etching.
Background
With the rise of communication electronics, there is an increasing demand for miniaturized and high-sensitivity modules or systems, and the demand for signal quality is also increasing. High-density integrated technologies, such as System-in-Package (SiP), have been rapidly developed, but miniaturized integrated packages of mixed-signal multi-chip systems have become one of the technical difficulties in the field. In addition to technologies such as three-dimensional chip stacking (STACKED DIE PACKAGE), package stacking (Package on Package, POP), and the like, new materials and new technologies are applied to package miniaturization, such as flexible substrates, through silicon via (Through Silicon Via, TSV) interposer technologies, and glass via (Through Glass Via, TGV) interposer technologies, which are one of hot research directions for vertical 3D interconnection.
The glass material and the ceramic material have no free moving charges, have excellent dielectric property, have a thermal expansion coefficient close to that of silicon, and the glass through hole (Through Glass Via, TGV) technology of replacing the silicon material with glass can avoid the problem of poor TSV insulation, so that the method is an ideal three-dimensional integration solution. The Glass Via (TGV) technology is considered as a key technology for the next generation of three-dimensional integration, and the core of the technology is a deep hole forming process. In addition, the TGV technology does not need to manufacture an insulating layer, and reduces the process complexity and the processing cost. TGV and related technology have wide application prospect in optical communication, radio frequency, microwave, micro-electromechanical system, micro-fluidic device and three-dimensional integration fields.
Conventional TGV (window) processes use Sand Blasting or femtosecond laser processing (Femtosecond Laser) to fabricate the through-holes. However, this process has the following disadvantages: (1) When the area is large during perforation processing, the laser scanning time is long, and the processing number is poor; (2) The strength of the support of the carrier plate is greatly reduced after the large surface of the glass carrier plate is punched, and the carrier plate cannot bear the action of huge stress during the thinning and grinding processing of the wafer; (3) After the complete perforation, when a release layer (RELEASING LAYER) or an adhesive layer (adhesive) must be applied to the glass carrier during Bonding, the solvent and the coating material will leak out of the perforation or partially adhere to the perforation, resulting in a difficulty in coating uniformity.
Disclosure of Invention
In order to solve the above-mentioned drawbacks of the prior art, the present invention is to provide a process for processing TGV by combining femtosecond laser with HF wet etching, in which only part of the thickness of the periphery of the pattern is removed in the first etching by combining femtosecond laser with HF wet etching, so that the perforation is not completed, but the perforation pattern is completely formed into a glass carrier plate which is not completely perforated, the whole strength is not affected very little and can still bear the stress during grinding, the coating surface is flat (no hole), and the femtosecond laser only needs to deconstruct the glass structure bonding around the hole, the processing area is greatly reduced, the efficiency is improved, then the release layer or the adhesive layer can be smoothly coated, the temporary or permanent bonding with the Si wafer is smoothly completed, and then the process of thinning the wafer to the minimum (thin) thickness is completed by adopting the technology of grinding plus etching, and then the double-sided processing process can be performed.
The aim of the invention can be achieved by the following technical scheme:
a process for fabricating TGV by femtosecond laser combined with HF wet etching, comprising the steps of:
S1, bonding a glass carrier plate on the front surface of a wafer, turning over the wafer to the glass surface, scanning a hole peripheral region of the glass carrier plate by using femtosecond laser, deconstructing and modifying glass bonds of the region, and etching the region by using HF to form an annular etching hole;
s2, turning over to the wafer surface, and thinning and element engineering are carried out on the back surface of the wafer;
S3, turning over the glass surface again, and performing pattern etching processing for the second time by using HF etching until perforation is completed;
s4, debonding the middle island glass region through laser, then placing the wafer and the glass carrier plate into pure water, and stripping the middle island glass through water flow to complete integral TGV penetration;
S5, etching the adhesive layer by using O 2 Plasma to stop the through holes on the surface of the wafer, so that the TGV is completely communicated with the front surface of the wafer, and continuing the manufacturing process of chemical plating and electroplating metal.
Preferably, the depth of the etched holes in step (1) is 50-90% of the thickness of the glass carrier plate.
Preferably, the femtosecond laser has a center wavelength of 750-850nm, a pulse width of 50×10 -15-500×10-15 s, and a repetition frequency of 1-103 kHz.
Preferably, the front-side bonding of the glass carrier to the wafer in step (1) is temporary bonding or permanent bonding.
Preferably, the front bonding of the glass carrier plate on the wafer in the step (1) is temporary bonding, after the metal process in the step (5) is completed, the glass carrier plate is turned over to enable the glass carrier plate to face upwards, the ultrathin wafer is attached to the UV film frame, the release layer is deconstructed by laser scanning, then the glass carrier plate is removed, the adhesion layer is removed by an organic solvent, and after the cleaning is completed, the wafer is subjected to cutting and packaging processes.
Preferably, the metal process in step (5) is performed on one side of the wafer surface or on both sides of the wafer surface and the glass surface.
The invention has the beneficial effects that:
1. the femtosecond laser deconstructs the glass to be mainly bonded, and the etching rate of the area after laser treatment is ten times or more than that of other areas, so that the whole glass can be etched smoothly to form a processed hole pattern.
2. In the invention, only part of the thickness of the periphery of the pattern is removed in the first etching, the thickness of the etched glass part is more than 50%, and less glass in other areas can be lost in the second etching.
3. The glass carrier plate has the function of a carrier plate, and the thinning wafer and the metal manufacturing process can be performed on one side of the wafer surface or simultaneously performed on both sides of the wafer surface and the glass surface. Meanwhile, the glass carrier plate can also be a permanently bonded adapter plate (TGV) function, and has the function of the adapter plate (TGV) after bearing the thinned wafer.
Drawings
The invention is further described below with reference to the accompanying drawings.
FIG. 1 is a schematic view of the process of step 1 of the present invention in example 1 and example 2;
FIG. 2 is a schematic view of the process of step 2 of the present invention in example 1 and example 2;
FIG. 3 is a schematic view of the process of step 3 of the present invention in examples 1 and 2;
FIG. 4 is a schematic view of the process of step 4 of the present invention in examples 1 and 2;
FIG. 5 is a schematic view of the process of step 5 of example 1 of the present invention;
FIG. 6 is a schematic view of the process of step 5 of example 2 of the present invention;
FIG. 7 is a schematic view of the process of step 6 of example 2 of the present invention.
In the figure:
1-wafer, 2-glass carrier plate, 3-first etching through hole, 4-adhesive layer, 5-release layer, 6-second etching through hole, 7-middle island glass, 8-TGV through hole, 9-UV film frame, 10-crystal grain.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
In the description of the present invention, it should be understood that the terms "open," "upper," "lower," "thickness," "top," "middle," "length," "inner," "peripheral," and the like indicate orientation or positional relationships, merely for convenience in describing the present invention and to simplify the description, and do not indicate or imply that the components or elements referred to must have a particular orientation, be constructed and operated in a particular orientation, and thus should not be construed as limiting the present invention.
Example 1
A process for fabricating TGV by femtosecond laser combined with HF wet etching, comprising the steps of:
S1, permanently bonding a glass carrier plate on the front surface of a wafer, turning over the wafer to the glass surface, scanning the peripheral area of a hole of the glass carrier plate by using femtosecond laser, deconstructing the glass bond of the area, etching the area by using HF to form an annular etching hole, wherein the depth of the etching hole is 85% of the thickness of the glass carrier plate, the center wavelength of the femtosecond laser is 810nm, the pulse width is 320 multiplied by 10 -15 S, and the repetition frequency is 100kHz;
s2, turning over to the wafer surface, and thinning and element engineering are carried out on the back surface of the wafer;
S3, turning over the glass surface again, and performing pattern etching processing for the second time by using HF etching until perforation is completed;
s4, debonding the middle island glass region through laser, then placing the wafer and the glass carrier plate into pure water, and stripping the middle island glass through water flow to complete integral TGV penetration;
S5, etching the adhesive layer by using O 2 Plasma to stop the through holes on the surface of the wafer, so that the TGV is completely communicated with the front surface of the wafer, and then carrying out double-sided plating and metal electroplating processes for manufacturing the wafer surface and the glass surface.
Example 2
A process for fabricating TGV by femtosecond laser combined with HF wet etching, comprising the steps of:
S1, temporarily bonding a glass carrier plate on the front surface of a wafer, turning over the front surface of the wafer to the glass surface, scanning the peripheral area of a hole of the glass carrier plate by using femtosecond laser, deconstructing the glass bond of the area, etching the area by using HF to form an annular etching hole, wherein the depth of the etching hole is 80% of the thickness of the glass carrier plate, the center wavelength of the femtosecond laser is 780nm, the pulse width is 92 multiplied by 10 -15 S, and the repetition frequency is 85kHz;
s2, turning over to the wafer surface, and thinning and element engineering are carried out on the back surface of the wafer;
S3, turning over the glass surface again, and performing pattern etching processing for the second time by using HF etching until perforation is completed;
s4, debonding the middle island glass region through laser, then placing the wafer and the glass carrier plate into pure water, and stripping the middle island glass through water flow to complete integral TGV penetration;
S5, etching the adhesive layer by using O 2 Plasma to stop the through holes on the surface of the wafer, so that the TGV is completely communicated with the front surface of the wafer, and then carrying out the processes of wafer surface chemical plating and electroplated metal manufacturing;
S6, turning over to enable the glass carrier plate to face upwards, attaching the ultrathin wafer on the UV film frame, deconstructing the release layer by laser scanning, removing the glass carrier plate, removing the adhesive layer by using an organic solvent, and cutting and packaging the wafer after cleaning.
In the description of the present specification, the descriptions of the terms "one embodiment," "example," "specific example," and the like, mean that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the present invention. In this specification, schematic representations of the above terms do not necessarily refer to the same embodiments or examples. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples.
The foregoing has shown and described the basic principles, principal features and advantages of the invention. It will be understood by those skilled in the art that the present invention is not limited to the embodiments described above, and that the above embodiments and descriptions are merely illustrative of the principles of the present invention, and various changes and modifications may be made without departing from the spirit and scope of the invention, which is defined in the appended claims.

Claims (6)

1. A process for fabricating TGV by femtosecond laser combined with HF wet etching, comprising the steps of:
S1, bonding a glass carrier plate on the front surface of a wafer, turning over the wafer to the glass surface, scanning a hole peripheral region of the glass carrier plate by using femtosecond laser, deconstructing and modifying glass bonds of the region, and etching the region by using HF to form an annular etching hole;
s2, turning over to the wafer surface, and thinning and element engineering are carried out on the back surface of the wafer;
S3, turning over the glass surface again, and performing pattern etching processing for the second time by using HF etching until perforation is completed;
s4, debonding the middle island glass region through laser, then placing the wafer and the glass carrier plate into pure water, and stripping the middle island glass through water flow to complete integral TGV penetration;
S5, etching the adhesive layer by using O 2 Plasma to stop the through holes on the surface of the wafer, so that the TGV is completely communicated with the front surface of the wafer, and continuing the manufacturing process of chemical plating and electroplating metal.
2. The process of claim 1, wherein the depth of the etched holes in step S1 is 50-90% of the thickness of the glass carrier.
3. The process for fabricating TGV by combining a femtosecond laser with HF wet etching according to claim 1, wherein the femtosecond laser center wavelength is 750-850nm, pulse width is 50 x 10 -15-500×10-15 s, and repetition frequency is 1-103kHz tuning.
4. The process of claim 1, wherein the wafer front side bonding glass carrier in step S1 is temporary bonding or permanent bonding.
5. The process of claim 4, wherein the glass carrier is bonded on the front surface of the wafer in step S1, the glass carrier is turned upside down after the metal process in step S5 is completed, the ultra-thin wafer is attached to the UV film frame, the release layer is deconstructed by laser scanning, the glass carrier is removed, the adhesive layer is removed by an organic solvent, and the wafer is cut and packaged after the cleaning is completed.
6. The process of claim 1, wherein the metal process in step S5 is performed on one side of the wafer surface or on both sides of the wafer surface and the glass surface.
CN202010693932.4A 2020-07-17 2020-07-17 Process for processing TGV by combining femtosecond laser with HF wet etching Active CN111799169B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010693932.4A CN111799169B (en) 2020-07-17 2020-07-17 Process for processing TGV by combining femtosecond laser with HF wet etching

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010693932.4A CN111799169B (en) 2020-07-17 2020-07-17 Process for processing TGV by combining femtosecond laser with HF wet etching

Publications (2)

Publication Number Publication Date
CN111799169A CN111799169A (en) 2020-10-20
CN111799169B true CN111799169B (en) 2024-05-28

Family

ID=72807703

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010693932.4A Active CN111799169B (en) 2020-07-17 2020-07-17 Process for processing TGV by combining femtosecond laser with HF wet etching

Country Status (1)

Country Link
CN (1) CN111799169B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112864026B (en) * 2021-03-23 2023-08-15 三叠纪(广东)科技有限公司 Process for processing TGV through hole by combining laser with HF wet etching
CN113035756A (en) * 2021-03-24 2021-06-25 绍兴同芯成集成电路有限公司 Method for radiating substrate in ultrathin wafer processing by using glass carrier plate
CN114496914B (en) * 2022-01-26 2025-07-18 上海芯波电子科技有限公司 Chip packaging technology based on glass substrate and multi-device integrated glass chip
CN118366867A (en) * 2024-03-28 2024-07-19 通芯微半导体(南通)有限公司 Processing method of glass-based carrier plate with good pore-forming effect
CN118380329A (en) * 2024-04-10 2024-07-23 通芯微半导体(南通)有限公司 A processing method for improved glass substrate

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006290630A (en) * 2005-02-23 2006-10-26 Nippon Sheet Glass Co Ltd Processing method of glass using laser
JP2008156200A (en) * 2006-02-22 2008-07-10 Nippon Sheet Glass Co Ltd Glass processing method and processing apparatus using laser
CN104952789A (en) * 2015-04-29 2015-09-30 中国电子科技集团公司第三十八研究所 Manufacturing method of adapter plate comprising high-aspect-ratio TSV (through silicon vias)
CN106409758A (en) * 2016-10-09 2017-02-15 华进半导体封装先导技术研发中心有限公司 Through glass via metallic fabrication method
CN107006128A (en) * 2014-09-16 2017-08-01 Lpkf激光电子股份公司 Method for processing at least one groove or perforation in plate workpiece
CN107207325A (en) * 2015-02-10 2017-09-26 日本板硝子株式会社 Laser Processing glass and the manufacture method using its glass with hole
WO2019084077A1 (en) * 2017-10-27 2019-05-02 Corning Incorporated Through glass via fabrication using a protective material
CN112864026A (en) * 2021-03-23 2021-05-28 成都迈科科技有限公司 Process for processing TGV through hole by combining laser and HF wet etching

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100444588B1 (en) * 2002-11-12 2004-08-16 삼성전자주식회사 Fabrication of via hole for glass wafer
KR101038642B1 (en) * 2009-05-04 2011-06-02 에스티에스반도체통신 주식회사 Wafer through-hole forming method and equipment therefor
KR20170118935A (en) * 2015-02-27 2017-10-25 코닝 인코포레이티드 Methods of manufacturing channels in glassware by laser damage and etching and products therefrom
US10134657B2 (en) * 2016-06-29 2018-11-20 Corning Incorporated Inorganic wafer having through-holes attached to semiconductor wafer

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006290630A (en) * 2005-02-23 2006-10-26 Nippon Sheet Glass Co Ltd Processing method of glass using laser
JP2008156200A (en) * 2006-02-22 2008-07-10 Nippon Sheet Glass Co Ltd Glass processing method and processing apparatus using laser
CN107006128A (en) * 2014-09-16 2017-08-01 Lpkf激光电子股份公司 Method for processing at least one groove or perforation in plate workpiece
CN107207325A (en) * 2015-02-10 2017-09-26 日本板硝子株式会社 Laser Processing glass and the manufacture method using its glass with hole
CN104952789A (en) * 2015-04-29 2015-09-30 中国电子科技集团公司第三十八研究所 Manufacturing method of adapter plate comprising high-aspect-ratio TSV (through silicon vias)
CN106409758A (en) * 2016-10-09 2017-02-15 华进半导体封装先导技术研发中心有限公司 Through glass via metallic fabrication method
WO2019084077A1 (en) * 2017-10-27 2019-05-02 Corning Incorporated Through glass via fabrication using a protective material
CN112864026A (en) * 2021-03-23 2021-05-28 成都迈科科技有限公司 Process for processing TGV through hole by combining laser and HF wet etching

Also Published As

Publication number Publication date
CN111799169A (en) 2020-10-20

Similar Documents

Publication Publication Date Title
CN111799169B (en) Process for processing TGV by combining femtosecond laser with HF wet etching
JP4554357B2 (en) Electrochemically molded and hermetically sealed microstructure and method and apparatus for producing the microstructure
TWI327131B (en) Nanostructure-based package interconnect
JP4906994B2 (en) Method for transferring ultrathin substrate and method for manufacturing multilayer thin film device using the method
CN100449789C (en) Method of manufacturing a micro-electrical-mechanical system
US10553358B2 (en) Electronic substrates and interposers made from nanoporous films
KR20180056698A (en) Carrier ultra-thin substrate
JP2010529664A (en) Multi-component device integrated in a semiconductor die
CN111799188B (en) Thinning wafer packaging technology utilizing TSV and TGV
KR20040084708A (en) Method of production of multilayer circuit board with built-in semiconductor chip
JP5271554B2 (en) Support plate
US20200357734A1 (en) Glass core device and method of producing the same
Shen et al. A clamped through silicon via (TSV) interconnection for stacked chip bonding using metal cap on pad and metal column forming in via
CN102593016A (en) Method for mounting thin chip on flexible substrate
CN113299561B (en) Preparation method of cavity bottom glue overflow preventing structure
CN111599743B (en) Method for producing wafer by combining composite adhesive film with through hole glass carrier plate structure
CN117457566A (en) Temporary bonding method, processing method, structure and chip of high-pattern structure wafer
CN116092949B (en) Method for manufacturing interposer, interposer and chip package
US8785249B2 (en) Three dimensional microelectronic components and fabrication methods for same
CN112802821B (en) Aluminum-based adapter plate with double-sided multilayer wiring and preparation method thereof
CN113725150B (en) Method for filling and manufacturing through holes
KR20110087129A (en) How to make through silicon vias
CN105846038B (en) The manufacturing method of round metal chip level etch pattern surface sound filtering chip encapsulating structure
CN110697648B (en) Technological method for realizing microwave port of MEMS (micro-electromechanical system) laminated device
CN112687618A (en) Wafer packaging method and wafer packaging assembly

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant