[go: up one dir, main page]

CN111756376A - Signal sampling device, system and method - Google Patents

Signal sampling device, system and method Download PDF

Info

Publication number
CN111756376A
CN111756376A CN202010589119.2A CN202010589119A CN111756376A CN 111756376 A CN111756376 A CN 111756376A CN 202010589119 A CN202010589119 A CN 202010589119A CN 111756376 A CN111756376 A CN 111756376A
Authority
CN
China
Prior art keywords
signal
unit
timing
amplitude
trigger
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010589119.2A
Other languages
Chinese (zh)
Other versions
CN111756376B (en
Inventor
奚道明
陈瑞
刘苇
谢庆国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Ruimaisi Medical Technology Co ltd
Original Assignee
Suzhou Ruimaisi Medical Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Ruimaisi Medical Technology Co ltd filed Critical Suzhou Ruimaisi Medical Technology Co ltd
Priority to CN202010589119.2A priority Critical patent/CN111756376B/en
Publication of CN111756376A publication Critical patent/CN111756376A/en
Application granted granted Critical
Publication of CN111756376B publication Critical patent/CN111756376B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/124Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/1245Details of sampling arrangements or methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

The application discloses signal sampling device, system and method, and the device includes: a comparison unit configured to amplitude-compare the received reference signal with an analog signal to be sampled and output a corresponding level signal according to a comparison result; a timing unit configured to record and output a time interval from when the amplitude of the received trigger signal reaches a trigger threshold to when the level signal received from the comparing unit generates a corresponding edge transition; a counting unit configured to record the number of times that the trigger signal received by the timing unit reaches a trigger threshold; and the processing unit is configured to obtain the sampling point by processing the amplitude characteristic of the reference signal, the time interval recorded by the timing unit and the number of times recorded by the counting unit, wherein the reference signal and the trigger signal are both periodic signals, and the phase difference between the reference signal and the trigger signal is kept constant. By utilizing the technical scheme provided by the application, the system cost and the power consumption can be reduced.

Description

Signal sampling device, system and method
Technical Field
The present application relates to the field of signal processing technologies, and in particular, to a signal sampling method, system, and method.
Background
In the conventional art, in order to implement Digital sampling of the pulse signal, an Analog-to-Digital Converter (ADC) is usually used to scale the pulse signal in an Analog form into a Digital code value. However, the digital sampling of the pulse signal by the ADC is difficult and extremely expensive to implement.
In the radiation detection and imaging field, in order to reduce the sampling cost, a Multi-Voltage Threshold (MVT) sampling circuit is generally used to sample a pulse signal, as shown in fig. 1. The sampling circuit generally compares the magnitude between the voltage of the pulse signal and a plurality of voltage thresholds set in advance using a plurality of voltage comparators for each detection channel, and records the time when the voltage of the pulse signal reaches the voltage thresholds using a plurality of TDCs, thereby acquiring a sampling point composed of a time-voltage threshold pair.
In the process of implementing the present application, the inventor finds that at least the following problems exist in the prior art:
when sampling an analog signal such as a pulse signal, in order to ensure the recovery accuracy of a subsequent pulse signal, a plurality of voltage comparators and a plurality of time-to-digital converters are required to obtain enough sampling points, which results in higher system cost and higher power consumption.
Disclosure of Invention
An object of the embodiments of the present application is to provide a signal sampling apparatus, system and method, so as to reduce system cost and power consumption.
In order to solve the above technical problem, an embodiment of the present application provides a signal sampling apparatus, which may include:
a comparison unit configured to amplitude-compare the received reference signal with an analog signal to be sampled and output a corresponding level signal according to a comparison result;
a timing unit configured to record and output a time interval from when the amplitude of the received trigger signal reaches a trigger threshold to when the level signal received from the comparison unit generates a corresponding edge transition, wherein the trigger signal is used for triggering the timing unit to perform timing;
a counting unit configured to record the number of times the trigger signal received by the timing unit reaches the trigger threshold;
a processing unit configured to obtain sampling points of the analog signal by processing amplitude characteristics of the reference signal, the time interval recorded by the timing unit, and the number of times recorded by the counting unit,
wherein the reference signal and the trigger signal are periodic signals and a phase difference between the reference signal and the trigger signal is kept constant.
Optionally, the comparison unit comprises a voltage comparator or a current comparator.
Optionally, the comparison unit is implemented by an LVDS interface, an SSTL interface, an HSTL interface, an RSDS interface, or a TMDS interface in an FPGA chip, or a specific chip.
Optionally, the timing unit comprises a time-to-digital converter or a time-to-voltage converter.
Optionally, the timing unit is implemented by an FPGA chip or an ASIC chip.
Optionally, the timing unit is specifically configured to:
starting timing when the amplitude of the trigger signal reaches the trigger threshold;
stopping timing when the level signal generates a specified edge transition and outputting the recorded time interval to the processing unit;
keeping the timing when the level signal generates a non-specified edge transition, and outputting the recorded time interval to the processing unit.
Optionally, the processing unit is configured to calculate a time corresponding to each sampling point according to the time interval recorded by the timing unit and the number of times recorded by the counting unit, and calculate an amplitude corresponding to each sampling point by using the calculated time and combining with an amplitude characteristic of the reference signal.
Optionally, the apparatus further comprises:
a signal generation unit configured to generate the reference signal and the trigger signal.
Optionally, the signal generating unit includes:
a first subunit configured to generate the reference signal;
a second subunit configured to process the reference signal to generate the trigger signal.
Optionally, the second subunit comprises a zero-crossing comparator, an inverter, or a delay.
Optionally, the apparatus further comprises:
a reconstruction unit configured to perform reconstruction processing on the sampling points obtained by the processing unit to obtain a restored waveform of the analog signal.
Optionally, the reconstruction unit is specifically configured to:
directly connecting all the obtained sampling points;
carrying out interpolation processing on the sampling points, and connecting all the sampling points after the interpolation processing; or
Performing interpolation processing on the sampling points, and performing fitting processing on all the sampling points after the interpolation processing,
wherein the interpolation processing includes linear interpolation processing and/or spline interpolation processing.
The embodiment of the present application further provides a photodetection system, which may include the above signal sampling apparatus and a detector configured to send a pulse signal to the signal sampling apparatus.
Optionally, the detector comprises a scintillation crystal and a photoelectric converter coupled to each other.
The embodiment of the present application further provides a signal sampling method, where the method may include:
comparing the received reference signal with the analog signal to be sampled in amplitude by a comparison unit and outputting a corresponding level signal according to the comparison result;
recording and outputting a time interval from the time when the amplitude of the received trigger signal reaches a trigger threshold value to the time when the level signal received from the comparison unit generates a corresponding edge jump by a timing unit, wherein the trigger signal is used for triggering the timing unit to carry out timing;
recording the number of times that the trigger signal received by the timing unit reaches the trigger threshold value by a counting unit;
obtaining, by a processing unit, a sampling point of the analog signal by processing an amplitude characteristic of the reference signal, the time interval recorded by the timing unit, and the number of times recorded by the counting unit,
wherein the reference signal and the trigger signal are both periodic signals and the phase difference between the reference signal and the trigger signal is kept constant.
Optionally, the trigger signal is obtained by processing the reference signal, and a phase of the trigger signal is the same as a phase of the reference signal.
Optionally, the periodic signal includes a sine wave signal, a cosine wave signal, a triangular wave signal, a step wave signal, a sawtooth wave signal, or a square wave signal.
Optionally, the trigger threshold includes 0 or an amplitude at which the trigger signal generates a rising edge transition or a falling edge transition.
Optionally, the step of recording and outputting the time interval by the timing unit comprises:
starting timing when the amplitude of the trigger signal reaches the trigger threshold;
stopping timing when the level signal generates a specified edge transition and outputting the recorded time interval to the processing unit;
keeping the timing when the level signal generates a non-specified edge transition, and outputting the recorded time interval to the processing unit.
Optionally, the step of obtaining the sampling points by the processing unit includes:
when the specified edge jumps become each edge jump, the processing unit calculates the time and amplitude corresponding to each sampling point by using the following formula:
Figure BDA0002554808110000031
yi=f(ti)
wherein, tiAnd yiRespectively representing the time and amplitude of the ith sampling point, T being the period of the trigger signal, △ TiRepresents the ith time interval recorded by the timing unit; f (t)i) Representing an amplitude characteristic of the reference signal; i is a positive integer between 1 and n, and n is the number of times recorded by the counting unit.
Optionally, the step of obtaining the sampling points by the processing unit includes:
when the specified edge jump is changed into an odd edge jump, the processing unit calculates the time corresponding to each sampling point by using the following formula, and calculates the amplitude corresponding to each sampling point by using the calculated time and combining the amplitude characteristic of the reference signal:
t1=△t1
Figure BDA0002554808110000041
Figure BDA0002554808110000042
wherein, t(·)Representing the time corresponding to said sample point, △ t(·)Representing the time interval recorded by the timing unit; t is the period of the trigger signal; 2i and 2i +1 are positive integers between 2 and n, and n is the number of times recorded by the counting unit.
Optionally, the step of obtaining the sampling points by the processing unit includes:
when the specified edge jump is changed into an even edge jump, the processing unit calculates the time corresponding to each sampling point by using the following formula, and calculates the amplitude corresponding to each sampling point by using the calculated time and combining the amplitude characteristic of the reference signal:
Figure BDA0002554808110000043
Figure BDA0002554808110000044
wherein, t(·)Representing the time corresponding to said sample point, △ t(·)Representing the time interval recorded by the timing unit; t is the period of the trigger signal; 2i-1 and 2i are positive integers between 1 and n, and n is the number of times recorded by the counting unit.
Optionally, the method further comprises:
and reconstructing the sampling points obtained by the processing unit by a reconstruction unit to obtain a restored waveform of the analog signal.
Optionally, the step of performing reconstruction processing on the sampling points obtained by the processing unit by a reconstruction unit includes:
directly connecting all the obtained sampling points;
carrying out interpolation processing on the sampling points, and connecting all the sampling points after the interpolation processing; or
Performing interpolation processing on the sampling points, and performing fitting processing on all the sampling points after the interpolation processing,
wherein the interpolation processing includes linear interpolation processing and/or spline interpolation processing.
As can be seen from the above technical solutions provided by the embodiments of the present application, the provided signal sampling apparatus compares the amplitudes of the reference signal and the analog signal to be sampled by using the comparison unit, the timing unit records and outputs a time interval from when the amplitude of the received trigger signal reaches the trigger threshold to when the level signal received from the comparison unit generates the corresponding edge transition, the counting unit records the number of times that the trigger signal received by the timing unit reaches the trigger threshold, and the processing unit obtains the sampling point of the analog signal by processing the amplitude characteristic of the reference signal, the time interval recorded by the timing unit, and the number of times recorded by the counting unit, without requiring a plurality of voltage comparators and time-to-digital converters, which can reduce the system cost, power consumption, and process complexity.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, it is obvious that the drawings in the following description are only some embodiments described in the present application, and for those skilled in the art, other drawings can be obtained according to the drawings without any creative effort.
Fig. 1 is a schematic structural diagram of an MVT sampling circuit in the prior art;
fig. 2 is a schematic structural diagram of a signal sampling apparatus according to an embodiment of the present application;
FIG. 3 is a schematic diagram of a timing manner of the timing unit;
FIG. 4 is a schematic diagram of another timing manner of the timing unit;
FIG. 5 is a schematic diagram of another timing manner of the timing unit;
FIG. 6 is a schematic diagram of another timing manner of the timing unit;
fig. 7 is a schematic diagram illustrating a result of sampling points obtained by sampling a pulse signal by using a signal sampling apparatus according to an embodiment of the present application;
fig. 8 is a schematic structural diagram of a signal sampling apparatus according to another embodiment of the present application;
fig. 9 is a schematic structural diagram of a signal sampling apparatus according to another embodiment of the present application;
FIG. 10 is a schematic structural diagram of a photodetection system according to an embodiment of the present application;
fig. 11 is a flowchart illustrating a signal sampling method according to an embodiment of the present application;
fig. 12 is a flowchart illustrating a signal sampling method according to another embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only used for explaining a part of the embodiments of the present application, but not all embodiments, and are not intended to limit the scope of the present application or the claims. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
It will be understood that when an element is referred to as being "disposed on" another element, it can be directly on the other element or intervening elements may also be present. When an element is referred to as being "connected/coupled" to another element, it can be directly connected/coupled to the other element or intervening elements may also be present. The term "connected/coupled" as used herein may include electrical and/or mechanical physical connections/couplings. The term "comprises/comprising" as used herein refers to the presence of features, steps or elements, but does not preclude the presence or addition of one or more other features, steps or elements. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs. The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the application.
In addition, in the description of the present application, the terms "first", "second", and the like are used for descriptive purposes only and to distinguish similar objects, and there is no order of precedence between the two, and no indication or implication of relative importance is to be inferred. In addition, in the description of the present application, "a plurality" means two or more unless otherwise specified.
In the embodiment of the present application, the reference signal may be any signal that can be expressed by a time function, that is, a signal that can determine the amplitude of the signal at any time according to time. That is, the amplitude of the reference signal may be allThe amplitude characteristic of the time-varying signal, which varies according to a preset law, can be expressed as y ═ f (t). Wherein y is amplitude; t is time; f (t) is a function of time, which represents a predetermined rule. The expression is not limited to a certain functional relationship or a lookup table, and the like, and only a certain correspondence is required. The reference signal may be a periodic signal, for example, a sine wave signal, a cosine wave signal, a triangular wave signal, a step wave signal, a sawtooth wave signal, and/or a square wave signal, or may be an aperiodic signal including a direct current signal or an arbitrary signal having a fixed amplitude. When the reference signal is a sine wave signal, the amplitude of the reference signal can be represented as y ═ a Sin (2 × Pi (T + Ω)/T) + B, where a is the peak value of the reference signal; t is the period of the reference signal; Ω is the phase of the reference signal; b is a baseline value of the reference signal, which may be any number, including 0. When the reference signal is a cosine wave signal, its amplitude can be expressed as y ═ a × Cos (2 × Pi (T + Ω)/T) + B. When the reference signal is a triangular wave signal, its amplitude can be expressed as
Figure BDA0002554808110000061
Where N is the number of repetitions, T is the period of the reference signal, a1As the slope of the rising edge of the reference signal, b1Is the slope of the falling edge of the reference signal, c1Is a baseline value for the reference signal, which may be any number, including 0. Regarding the amplitude expression when the reference signal is a step wave, a sawtooth wave or a square wave, the expression of these signals in the prior art can be referred to, and will not be described in detail herein.
The amplitude of the trigger signal may also vary with time according to a preset law, and may be a signal obtained by processing a reference signal, for example, the trigger signal may be obtained by processing the reference signal by a zero-crossing comparator. The trigger signal may be in a fixed phase relationship with the reference signal, i.e. the phase difference between the two remains fixed, e.g. the phase difference between the two is 0, i.e. the phases are the same.
The analog signal to be sampled may be a pulse signal, e.g. a blinking pulse signal, but also other signals. Amplitude may refer to an electrical amplitude, such as a voltage or current, and may also refer to an amplitude of other properties.
The following describes a signal sampling apparatus, a signal sampling system, and a signal sampling method according to embodiments of the present application in detail with reference to the accompanying drawings.
As shown in fig. 2, the present embodiment provides a signal sampling apparatus, which includes a comparing unit 110, a timing unit 120, a counting unit 130, and a processing unit 140. Wherein the comparing unit 110 may be configured to amplitude-compare the received reference signal with the analog signal to be sampled and output a corresponding level signal according to a comparison result; the timing unit 120 may be configured to record and output a time interval between when the amplitude of the received trigger signal reaches a trigger threshold and when the level signal received from the comparing unit 110 generates a corresponding edge transition, wherein the trigger signal may be used to trigger the timing unit 120 to perform timing; the counting unit 130 may be configured to record the number of times the trigger signal received by the timing unit 110 reaches the trigger threshold; the processing unit 140 may be configured to obtain the sampling point of the analog signal by processing the amplitude characteristic of the reference signal, the time interval recorded by the timing unit 120, and the number of times recorded by the counting unit 130. The reference signal and the trigger signal are both periodic signals, and the phase difference between the reference signal and the trigger signal is kept constant.
In at least one embodiment, the comparing unit 110 may be a Voltage comparator or a current comparator, and may be implemented by a Low Voltage Differential Signal (LVDS) interface in a Field Programmable Gate Array (FPGA) chip, a Stub Series Terminated Logic (SSTL) interface, a High Speed Transceiver Logic (HSTL) interface, a Reduced Swing Differential Signal (RSDS) interface or a minimized Differential Signal (TMDS) interface, or may be implemented by a specific chip (e.g., a common chip such as ADCMP572BCPZ-R2 or 9602EUG, but not limited thereto). In addition, the comparing unit 110 may comprise two inputs (e.g. a forward input and a backward input) which may be used for receiving an analog signal from an external device (e.g. a radiation detector such as a PET detector) and a reference signal from a signal generating unit (to be described later), respectively.
For the case where the positive input terminal of the comparing unit 110 receives the reference signal and the negative input terminal thereof receives the analog signal, when the amplitude of the reference signal is greater than or equal to the amplitude of the analog signal, the comparing unit 110 may output a high level signal, which may be represented by "1", and when the amplitude of the reference signal is less than the amplitude of the analog signal, the comparing unit may output a low level signal, which may be represented by "0". For the case where the positive input terminal of the comparing unit 110 receives an analog signal and the negative input terminal thereof receives a reference signal, the comparing unit may output a high level signal when the magnitude of the reference signal is smaller than that of the analog signal, and may output a low level signal when the magnitude of the reference signal is greater than or equal to that of the analog signal.
In at least one embodiment, the timing unit 120 may be implemented by an FPGA chip, for example, logic resources such as a delay line unit in the FPGA chip, and the timing unit 120 may also be a dedicated chip (for example, an ASIC chip), which may be any unit, module, circuit, or device capable of recording a period of Time, for example, a Time-to-Digital Converter (TDC) or a Time-to-Voltage Converter (TVC). The timing unit 120 may be used to record the time interval from when the received trigger signal reaches the trigger threshold to when the received level signal generates a corresponding edge transition. Specifically, when the amplitude of the received trigger signal reaches the trigger threshold, the timing unit 120 may start timing after reset, and when the received level signal generates a specified edge transition (e.g., a rising edge transition or a falling edge transition), the timing unit 120 may stop timing and output the recorded time interval to the processing unit 140, and when the received level signal generates a non-specified edge transition, the timing unit 120 keeps timing and outputs the recorded time interval to the processing unit 140 until the acquisition of the sampling point is completed. The designated edge transitions may include every edge transition, a rising edge transition or a falling edge transition, and so on. For example, the timing unit 120 stops or keeps timing and outputs the recorded time interval to the processing unit 140 when the received level signal generates each edge transition. For another example, the timing unit 120 stops timing only when the received level signal generates a rising edge transition, and the timing unit 120 may keep timing when the received level signal generates a falling edge transition. For another example, the timing unit 120 stops timing only when the received level signal generates a falling edge transition, and the timing unit 120 keeps timing when the received level signal generates a rising edge transition.
The trigger threshold may be set according to the characteristics of the analog signal to be sampled or historical empirical data, for example, the trigger threshold is 0, which may indicate that the timing unit 120 starts or stops timing as soon as receiving the trigger signal, the trigger threshold may also be an amplitude when the trigger signal generates a rising edge transition or a falling edge transition, which indicates that the timing unit 120 starts or stops timing when the trigger signal generates an edge transition, and may also be other amplitudes.
The time interval may refer to a difference between a time at which the amplitude of the trigger signal reaches a trigger threshold and a time at which the level signal generates a corresponding rising edge transition or falling edge transition. For example, the time interval may include a difference between a time at which the trigger signal generates a rising edge transition or a falling edge transition and a time at which the level signal generates a rising edge transition, and/or a difference between a time at which the trigger signal generates a rising edge transition or a falling edge transition and a time at which the level signal generates a falling edge transition. By "and" may be meant that a rising edge transition and a falling edge transition of the level signal occur after the amplitude of the trigger signal rises/falls to the trigger threshold and in the time between the falling/rising to the trigger threshold.
In at least one embodiment, the counting unit 130 may be any counter capable of recording data, for example, a multi-bit counter, and may also operate in synchronization with the timing unit 120. That is, when the time counting unit 120 starts counting, the counting unit 130 starts counting, and when the time counting unit 120 stops counting, it also stops counting, and the recorded data may be transmitted to the processing unit 140.
In at least one embodiment, the processing unit 140 may include a decoder, and the processing unit 140 may be configured to determine the time to be acquired according to the time interval recorded by the timing unit 120 and the number of times recorded by the counting unit 130, and then determine the amplitude to be acquired according to the calculated time and the amplitude characteristic (i.e., y ═ f (t)) of the reference signal, so as to obtain the sampling point of the analog signal, which is characterized by time and amplitude.
For the case that the designated edge jump is changed to each edge jump, that is, for the case that the timing unit 120 stops timing when the level signal generates each edge jump, as shown in fig. 3, the processing unit 140 may calculate the time and amplitude corresponding to each sampling point according to the following formula (1):
Figure BDA0002554808110000091
wherein, tiAnd yiRespectively representing the time and amplitude of the ith sample point, T being the period of the trigger signal, △ TiRepresents the ith time interval recorded by the timing unit 120; f (t)i) Representing an amplitude characteristic of the reference signal; i is a positive integer between 1 and n, and n is the number of times recorded by the counting unit 130.
For example, when the amplitude of the analog signal is voltage, the reference signal is a sinusoidal signal, and the trigger threshold is 0, the voltage of the ith sampling point calculated by the processing unit 140 may be represented as follows:
Vi=A*Sin(2*π*(ti+Ω)/T)+B
when B is equal to 0, when the trigger signal triggers the timing unit 120 to start timing, the voltage value of the reference signal is 0, and at this time, the above equation may be simplified as follows: vi=A*Sin(2*π*△ti/T)。
For the case that the timing unit 120 stops timing when the level signal generates an odd-numbered edge transition (e.g., a first edge transition, a third edge transition, a fifth edge transition, or the like) and keeps timing (i.e., specifies an edge transition in which an edge transition becomes an odd number) when the level signal generates an even-numbered edge transition (e.g., a second edge transition, a fourth edge transition, a sixth edge transition, or the like), as shown in fig. 4, the processing unit 140 may calculate a time corresponding to each sampling point according to the following formula (2), and calculate an amplitude corresponding to each sampling point by using the calculated time and combining with an amplitude characteristic (y ═ f (t)) of the reference signal:
Figure BDA0002554808110000092
wherein, t(·)Representing the time corresponding to the sample point, △ t(·)Represents the time interval recorded by the timing unit 120; t is the period of the trigger signal; 2i and 2i +1 are positive integers between 2 and n, and n is the number of times recorded by the counting unit 130.
For the case that the timing unit 120 stops timing when the level signal generates an even edge transition and keeps timing when the level signal generates an odd edge transition (that is, specifies an edge transition with an even edge transition), as shown in fig. 5, the processing unit 140 may calculate the time corresponding to each sampling point according to the following formula (3), and calculate the amplitude corresponding to each sampling point by using the calculated time and combining the amplitude characteristic (y ═ f (t)) of the reference signal:
Figure BDA0002554808110000101
wherein, t(·)Representing the time corresponding to the sample point, △ t(·)Represents the time interval recorded by the timing unit 120; t is the period of the trigger signal; 2i-1 and 2i are positive integers between 1 and n, and n is the number of times recorded by the counting unit 130.
It should be noted that the odd edge transitions may be rising edge transitions or falling edge transitions, and accordingly, the even edge transitions become falling edge transitions or rising edge transitions.
For the case that the timing unit 120 keeps timing only when the level signal generates each edge transition, as shown in fig. 6, the processing unit 140 may calculate the time and amplitude corresponding to each sampling point according to the following formula (4):
Figure BDA0002554808110000102
fig. 7 is a schematic diagram showing the results of the sampling points obtained after the processing by the processing unit 140, wherein the reference signal a is a sinusoidal signal, and the trigger signal B is in phase with the reference signal a. According to fig. 7, the pulse signal is sampled by using the signal sampling device in the present application, so that more sampling points can be obtained, and the reduction accuracy of the subsequent signal can be ensured.
In another embodiment of the present application, as shown in fig. 8, the signal sampling apparatus may further include a signal generation unit 150, which may be configured to generate a reference signal and a trigger signal, and may include a first subunit 151 for generating the reference signal and a second subunit 152 for processing the reference signal generated by the first subunit to generate the trigger signal. The first sub-unit 151 may be any device capable of generating a continuous signal, and the second sub-unit 152 may include a zero-crossing comparator, an inverter, a delay, or the like, but is not limited thereto. For example, when the second sub-unit 152 is a zero-crossing comparator, the trigger signal processed by the zero-crossing comparator on the reference signal may be in phase with the reference signal. The first sub-unit 151 and the second sub-unit 152 may be implemented by an LC oscillator circuit, an RC oscillator circuit, a quartz crystal oscillator, or a Direct Digital Synthesizer (DDS) chip.
In another embodiment of the present application, as shown in fig. 9, the signal sampling apparatus may further include a reconstruction unit 160, which may be configured to perform reconstruction processing on the sampling points obtained by the processing unit 140 to obtain a restored waveform of the analog signal. The reconstruction unit 160 may directly connect all the obtained sampling points to obtain a restored waveform of the analog signal without any fitting process, which may improve data processing speed and reduce memory usage. The reconstruction unit 160 may also perform interpolation processing on the obtained sampling points, and connect all the sampling points after the interpolation processing; the obtained sampling points may also be directly subjected to fitting processing using an a priori model or a feature function of the analog signal (e.g., y (t) ═ a × exp (- (t-d)/b) ((1-exp (- (t-d)/c)); it is also possible to perform interpolation processing on the obtained sampling points and perform fitting processing on all the sampling points after the interpolation processing, wherein the interpolation processing includes linear interpolation processing and/or spline interpolation processing. By performing interpolation processing and/or fitting processing on the sampling points, the reduction precision of the analog signal can be improved.
The specific processes of interpolation processing and fitting processing on the sampling points can refer to related descriptions in the prior art, and are not described in detail here.
As can be seen from the above description, the signal sampling apparatus provided in the embodiment of the present application mainly utilizes the comparison unit to compare the amplitudes of the reference signal and the analog signal to be sampled, the timing unit records and outputs the time interval from when the amplitude of the received trigger signal reaches the trigger threshold to when the level signal received from the comparison unit generates the corresponding edge transition, the counting unit records the number of times that the trigger signal received by the timing unit reaches the trigger threshold, and the processing unit obtains the sampling point of the analog signal by processing the amplitude characteristic of the reference signal, the time interval recorded by the timing unit, and the number of times recorded by the counting unit, without requiring a plurality of voltage comparators and time-to-digital converters. For example, for acquiring 8 sampling points, the MVT sampling circuit in the prior art needs 4 voltage comparators and 8 TDCs, whereas only one voltage comparator and one TDC are needed in the present application, which obviously can reduce system cost, power consumption and process complexity.
The present embodiment also provides a photodetection system, as shown in fig. 10, which may include the signal sampling apparatus described in the above embodiments and a detector configured to send a pulse signal to the signal sampling apparatus. The detector may be any radiation detector capable of detecting radioactive rays, for example a PET detector, and may include a scintillation crystal and a photoelectric converter coupled to one another.
An embodiment of the present application further provides a signal sampling method performed by using the signal sampling apparatus, as shown in fig. 11, which may include the following steps:
s1: the comparison unit compares the received reference signal with the analog signal to be sampled in terms of amplitude and outputs a corresponding level signal according to the comparison result.
After receiving the reference signal and the analog signal to be sampled, the comparing unit may perform amplitude comparison of the received reference signal and the analog signal to be sampled, and output a corresponding level signal according to a comparison result. For example, the comparison unit may output a high level when the amplitude of the analog signal reaches the amplitude of the reference signal, and may output a low level when the amplitude of the analog signal is smaller than the amplitude of the reference signal.
S2: the time interval from when the amplitude of the received trigger signal reaches the trigger threshold to when the level signal received from the comparing unit generates the corresponding edge transition is recorded and output by the timing unit.
The trigger signal and the reference signal may both be periodic signals and maintain a fixed phase difference with the reference signal, preferably the same phase. In addition, the periodic signal may include a sine wave signal, a cosine wave signal, a triangular wave signal, a step wave signal, a sawtooth wave signal, a square wave signal, or the like. The trigger threshold may comprise 0 or the magnitude at which the trigger signal generates a rising edge transition or a falling edge transition.
The timing unit may start timing after receiving the trigger signal and the amplitude thereof reaches a preset trigger threshold, and may stop timing and output a time interval recorded at this time after receiving the level signal output from the comparing unit and the level signal generates a designated edge transition, and may keep timing and also output a time interval recorded at this time after the level signal generates a non-designated edge transition.
S3: and the counting unit records the number of times that the amplitude of the trigger signal received by the timing unit reaches the trigger threshold.
After the timing unit starts timing, the counting unit may also record the number of times the timing unit is triggered to count, that is, the number of times the amplitude of the trigger signal received by the timing unit reaches the trigger threshold, and send the recorded number of times to the processing unit.
S4: and obtaining the sampling point of the analog signal by processing the amplitude characteristic of the reference signal, the time interval recorded by the timing unit and the times recorded by the counting unit by the processing unit.
After the processing unit receives the time interval recorded by the timing unit and the number of times recorded by the counting unit, the processing unit can determine the time corresponding to the sampling point to be acquired according to the time interval recorded by the timing unit and the number of times recorded by the counting unit, and then can calculate the amplitude corresponding to the sampling point according to the calculated time and by combining the amplitude characteristic of the reference signal, so as to obtain the sampling point represented by the time and the amplitude of the analog signal.
Specifically, the processing unit may calculate the time and amplitude corresponding to each sampling point using equations (1) - (4) above.
In another embodiment of the present application, as shown in fig. 12, the method may further include:
s5: and the reconstruction unit carries out reconstruction processing on the sampling points obtained by the processing unit to obtain a restored waveform of the analog signal.
For the detailed description of the above steps S1-S5, reference may be made to the detailed description of the comparison unit, the timing unit, the counting unit, the processing unit and the reconstruction unit in the above embodiments, which are not described in detail herein.
As can be seen from the above description, the signal sampling method provided in the embodiment of the present application compares the amplitudes of the reference signal and the analog signal to be sampled by using the comparison unit, the timing unit records and outputs the time interval from when the amplitude of the received trigger signal reaches the trigger threshold to when the level signal received from the comparison unit generates the corresponding edge transition, the counting unit records the number of times that the trigger signal received by the timing unit reaches the trigger threshold, and the processing unit obtains the sampling point of the analog signal by processing the amplitude characteristic of the reference signal, the time interval recorded by the timing unit, and the number of times recorded by the counting unit, instead of comparing the number of discontinuous values, which are a plurality of voltage thresholds, with the amplitude of the pulse signal, so that the number of the collected sampling points is relatively large, and thus the sampling accuracy and precision of the analog signal can be improved, and the acquired sampling points do not need to be subjected to fitting processing, so that the data processing speed can be increased, and the power consumption of the system can be reduced.
The systems, devices, units and the like explained in the above embodiments may be specifically realized by semiconductor chips, computer chips and/or entities, or realized by products with certain functions. For convenience of description, the above devices are described as being divided into various units by function, and are described separately. Of course, the functions of the units may be implemented in one or more chips when implementing the present application.
Although the present application provides method steps as described in the above embodiments or flowcharts, additional or fewer steps may be included in the method, based on conventional or non-inventive efforts. In the case of steps where no necessary causal relationship exists logically, the order of execution of the steps is not limited to that provided by the embodiments of the present application.
The embodiments in the present specification are described in a progressive manner, and the same and similar parts among the embodiments are referred to each other, and each embodiment focuses on the differences from the other embodiments.
The embodiments described above are described in order to enable those skilled in the art to understand and use the present application. It will be readily apparent to those skilled in the art that various modifications to these embodiments may be made, and the generic principles described herein may be applied to other embodiments without the use of the inventive faculty. Therefore, the present application is not limited to the above embodiments, and those skilled in the art should make improvements and modifications within the scope of the present application based on the disclosure of the present application.

Claims (24)

1. A signal sampling apparatus, the apparatus comprising:
a comparison unit configured to amplitude-compare the received reference signal with an analog signal to be sampled and output a corresponding level signal according to a comparison result;
a timing unit configured to record and output a time interval from when the amplitude of the received trigger signal reaches a trigger threshold to when the level signal received from the comparison unit generates a corresponding edge transition, wherein the trigger signal is used for triggering the timing unit to perform timing;
a counting unit configured to record the number of times the trigger signal received by the timing unit reaches the trigger threshold;
a processing unit configured to obtain sampling points of the analog signal by processing amplitude characteristics of the reference signal, the time interval recorded by the timing unit, and the number of times recorded by the counting unit,
wherein the reference signal and the trigger signal are periodic signals and a phase difference between the reference signal and the trigger signal is kept constant.
2. The apparatus of claim 1, wherein the comparison unit comprises a voltage comparator or a current comparator.
3. The apparatus of claim 2, wherein the comparison unit is implemented by an LVDS interface, an SSTL interface, an HSTL interface, an RSDS interface, or a TMDS interface in an FPGA chip, or a specific chip.
4. The apparatus of claim 1, wherein the timing unit comprises a time-to-digital converter or a time-to-voltage converter.
5. The device according to claim 4, characterized in that the timing unit is realized by an FPGA chip or an ASIC chip.
6. The apparatus of claim 1, wherein the timing unit is specifically configured to:
starting timing when the amplitude of the trigger signal reaches the trigger threshold;
stopping timing when the level signal generates a specified edge transition and outputting the recorded time interval to the processing unit;
keeping the timing when the level signal generates a non-specified edge transition, and outputting the recorded time interval to the processing unit.
7. The apparatus according to claim 1, wherein the processing unit is configured to calculate a time corresponding to each of the sampling points according to the time interval recorded by the timing unit and the number of times recorded by the counting unit, and calculate an amplitude corresponding to each of the sampling points by using the calculated time and combining amplitude characteristics of the reference signal.
8. The apparatus of claim 1, further comprising:
a signal generation unit configured to generate the reference signal and the trigger signal.
9. The apparatus of claim 8, wherein the signal generation unit comprises:
a first subunit configured to generate the reference signal;
a second subunit configured to process the reference signal to generate the trigger signal.
10. The apparatus of claim 9, wherein the second subunit comprises a zero-crossing comparator, an inverter, or a delay.
11. The apparatus of claim 1, further comprising:
a reconstruction unit configured to perform reconstruction processing on the sampling points obtained by the processing unit to obtain a restored waveform of the analog signal.
12. The apparatus according to claim 1, characterized in that the reconstruction unit is specifically configured to:
directly connecting all the obtained sampling points;
carrying out interpolation processing on the sampling points, and connecting all the sampling points after the interpolation processing; or
Performing interpolation processing on the sampling points, and performing fitting processing on all the sampling points after the interpolation processing,
wherein the interpolation processing includes linear interpolation processing and/or spline interpolation processing.
13. A photodetection system, characterized in that the photodetection system comprises a signal sampling apparatus according to any of claims 1-12 and a detector configured to send a pulsed signal to the signal sampling apparatus.
14. The photodetection system according to claim 13, characterized in that the detector comprises a scintillation crystal and a photoelectric converter coupled to each other.
15. A method of sampling a signal, the method comprising:
comparing the received reference signal with the analog signal to be sampled in amplitude by a comparison unit and outputting a corresponding level signal according to the comparison result;
recording and outputting a time interval from the time when the amplitude of the received trigger signal reaches a trigger threshold value to the time when the level signal received from the comparison unit generates a corresponding edge jump by a timing unit, wherein the trigger signal is used for triggering the timing unit to carry out timing;
recording the number of times that the trigger signal received by the timing unit reaches the trigger threshold value by a counting unit;
obtaining, by a processing unit, a sampling point of the analog signal by processing an amplitude characteristic of the reference signal, the time interval recorded by the timing unit, and the number of times recorded by the counting unit,
wherein the reference signal and the trigger signal are both periodic signals and the phase difference between the reference signal and the trigger signal is kept constant.
16. The method of claim 15, wherein the trigger signal is obtained by processing the reference signal, and wherein a phase of the trigger signal is the same as a phase of the reference signal.
17. The method of claim 15, wherein the periodic signal comprises a sine wave signal, a cosine wave signal, a triangular wave signal, a step wave signal, a sawtooth wave signal, or a square wave signal.
18. The method of claim 15, wherein the trigger threshold comprises 0 or a magnitude at which the trigger signal generates a rising edge transition or a falling edge transition.
19. The method of claim 15, wherein the step of recording and outputting the time interval by the timing unit comprises:
starting timing when the amplitude of the trigger signal reaches the trigger threshold;
stopping timing when the level signal generates a specified edge transition and outputting the recorded time interval to the processing unit;
keeping the timing when the level signal generates a non-specified edge transition, and outputting the recorded time interval to the processing unit.
20. The method of claim 19, wherein the step of obtaining the sample points by the processing unit comprises:
when the specified edge jumps become each edge jump, the processing unit calculates the time and amplitude corresponding to each sampling point by using the following formula:
Figure FDA0002554808100000031
yi=f(ti)
wherein, tiAnd yiRespectively representing the time and amplitude of the ith sampling point, T being the period of the trigger signal, △ TiRepresents the ith time interval recorded by the timing unit; f (t)i) Representing an amplitude characteristic of the reference signal; i is a positive integer between 1 and n, and n is the number of times recorded by the counting unit.
21. The method of claim 19, wherein the step of obtaining the sample points by the processing unit comprises:
when the specified edge jump is changed into an odd edge jump, the processing unit calculates the time corresponding to each sampling point by using the following formula, and calculates the amplitude corresponding to each sampling point by using the calculated time and combining the amplitude characteristic of the reference signal:
t1=△t1
Figure FDA0002554808100000032
Figure FDA0002554808100000033
wherein, t(·)Representing the time corresponding to said sample point, △ t(·)Representing the time interval recorded by the timing unit; t is the period of the trigger signal; 2i and 2i +1 are positive integers between 2 and n, and n is the number of times recorded by the counting unit.
22. The method of claim 19, wherein the step of obtaining the sample points by the processing unit comprises:
when the specified edge jump is changed into an even edge jump, the processing unit calculates the time corresponding to each sampling point by using the following formula, and calculates the amplitude corresponding to each sampling point by using the calculated time and combining the amplitude characteristic of the reference signal:
Figure FDA0002554808100000041
Figure FDA0002554808100000042
wherein, t(·)Representing the time corresponding to said sample point, △ t(·)Representing the time interval recorded by the timing unit; t is the period of the trigger signal; 2i-1 and 2i are positive integers between 1 and n, and n is the number of times recorded by the counting unit.
23. The method according to any one of claims 15-22, further comprising:
and reconstructing the sampling points obtained by the processing unit by a reconstruction unit to obtain a restored waveform of the analog signal.
24. The method according to claim 23, wherein the step of performing reconstruction processing on the sample points obtained by the processing unit by a reconstruction unit comprises:
directly connecting all the obtained sampling points;
carrying out interpolation processing on the sampling points, and connecting all the sampling points after the interpolation processing; or
Performing interpolation processing on the sampling points, and performing fitting processing on all the sampling points after the interpolation processing,
wherein the interpolation processing includes linear interpolation processing and/or spline interpolation processing.
CN202010589119.2A 2020-06-24 2020-06-24 Signal sampling device, system and method Active CN111756376B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010589119.2A CN111756376B (en) 2020-06-24 2020-06-24 Signal sampling device, system and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010589119.2A CN111756376B (en) 2020-06-24 2020-06-24 Signal sampling device, system and method

Publications (2)

Publication Number Publication Date
CN111756376A true CN111756376A (en) 2020-10-09
CN111756376B CN111756376B (en) 2023-08-15

Family

ID=72677108

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010589119.2A Active CN111756376B (en) 2020-06-24 2020-06-24 Signal sampling device, system and method

Country Status (1)

Country Link
CN (1) CN111756376B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114413941A (en) * 2021-12-29 2022-04-29 歌尔光学科技有限公司 Photoelectric cell detection system, coding control method, processing chip, equipment and medium
CN114430274A (en) * 2022-01-26 2022-05-03 深圳市九天睿芯科技有限公司 Signal processing method and signal processing circuit
CN115378549A (en) * 2022-08-18 2022-11-22 合肥盎牛智能装备有限公司 Asynchronous communication level signal reading time point adjusting system and method

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3538439A (en) * 1965-12-07 1970-11-03 Texas Instruments Inc Method for measuring the amplitude of any point on repetitive cycles of a high frequency waveform
US4678345A (en) * 1986-05-01 1987-07-07 Tektronix, Inc. Equivalent time pseudorandom sampling system
US5218486A (en) * 1988-02-04 1993-06-08 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Correction of long term drift and short term fluctuating corruption of a signal
US20080122426A1 (en) * 2006-11-03 2008-05-29 Infineon Technologies Ag Detector, apparatus for processing a signal and method for processing a signal
CN103580682A (en) * 2012-07-27 2014-02-12 达斯特网络公司 Phase noise tolerant sampling
CN106772185A (en) * 2017-01-11 2017-05-31 深圳市鼎阳科技有限公司 It is a kind of for the sigtnal interval of oscillograph or periodicity detection methods and device
KR20170132385A (en) * 2016-05-23 2017-12-04 에스케이하이닉스 주식회사 Analog-digital converting apparatus and operating method
CN110022155A (en) * 2019-03-06 2019-07-16 东北大学 A kind of asynchronous over level sampling analog-digital converter that sampling threshold changes with input signal

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3538439A (en) * 1965-12-07 1970-11-03 Texas Instruments Inc Method for measuring the amplitude of any point on repetitive cycles of a high frequency waveform
US4678345A (en) * 1986-05-01 1987-07-07 Tektronix, Inc. Equivalent time pseudorandom sampling system
US5218486A (en) * 1988-02-04 1993-06-08 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Correction of long term drift and short term fluctuating corruption of a signal
US20080122426A1 (en) * 2006-11-03 2008-05-29 Infineon Technologies Ag Detector, apparatus for processing a signal and method for processing a signal
CN103580682A (en) * 2012-07-27 2014-02-12 达斯特网络公司 Phase noise tolerant sampling
KR20170132385A (en) * 2016-05-23 2017-12-04 에스케이하이닉스 주식회사 Analog-digital converting apparatus and operating method
CN106772185A (en) * 2017-01-11 2017-05-31 深圳市鼎阳科技有限公司 It is a kind of for the sigtnal interval of oscillograph or periodicity detection methods and device
CN110022155A (en) * 2019-03-06 2019-07-16 东北大学 A kind of asynchronous over level sampling analog-digital converter that sampling threshold changes with input signal

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114413941A (en) * 2021-12-29 2022-04-29 歌尔光学科技有限公司 Photoelectric cell detection system, coding control method, processing chip, equipment and medium
CN114430274A (en) * 2022-01-26 2022-05-03 深圳市九天睿芯科技有限公司 Signal processing method and signal processing circuit
CN115378549A (en) * 2022-08-18 2022-11-22 合肥盎牛智能装备有限公司 Asynchronous communication level signal reading time point adjusting system and method
CN115378549B (en) * 2022-08-18 2023-08-29 合肥盎牛智能装备有限公司 Asynchronous communication level signal reading time point adjusting system and method

Also Published As

Publication number Publication date
CN111756376B (en) 2023-08-15

Similar Documents

Publication Publication Date Title
CN111756376A (en) Signal sampling device, system and method
CN109444559B (en) Pulse signal sampling method, pulse signal reconstruction method and pulse signal reconstruction device
JP2868266B2 (en) Signal phase difference detection circuit and signal phase difference detection method
CN109274369B (en) Method and device for digitizing scintillation pulse
WO1998000722A1 (en) Precise digital frequency detection
CN104639849B (en) A/D converter, solid state image sensor and imaging system
KR20180060100A (en) Hybrid clock data recovery circuit and receiver
EP3070847B1 (en) Method and device for acquiring time point where glimmering pulse passes over threshold
CN106772185B (en) Signal interval or period detection method and device for oscilloscope
EP3707566A1 (en) Time-to-digital converter
CN110988961B (en) Signal processing method and device and detection system
US20130038349A1 (en) Time-to digital converter and digital-controlled clock generator and all-digital clock generator
CN111669182B (en) Signal sampling device, system and method
US6950375B2 (en) Multi-phase clock time stamping
CN105490681B (en) Signal processing method and device
KR20090054821A (en) Data restoration device and method
CN110954938A (en) Threshold correction method and device of comparator and sampling circuit
US11496049B2 (en) Instantaneous power estimation in a continuous time digital signal processing system
JP3257065B2 (en) Digital PLL device
JP3218720B2 (en) Input signal edge time measuring circuit and digital PLL device
KR100235563B1 (en) Polarity detector
JP3864583B2 (en) Variable delay circuit
CN115037893B (en) Pixel Ramp Generator Controller for Image Sensors
KR19990045472A (en) Analog-to-digital conversion device with synchronous output signal
US9807334B1 (en) Analog to digital conversion with enhanced precision

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information
CB02 Change of applicant information

Address after: Room 201-1, North building, No.17 building, No.8 Jinfeng Road, high tech Zone, Suzhou City, Jiangsu Province

Applicant after: Suzhou Ruimeisi Technology Co.,Ltd.

Address before: Room 201-1, North building, No.17 building, No.8 Jinfeng Road, high tech Zone, Suzhou City, Jiangsu Province

Applicant before: SUZHOU RUIMAISI MEDICAL TECHNOLOGY Co.,Ltd.

GR01 Patent grant
GR01 Patent grant