CN111524818A - Electronic device and method of making the same - Google Patents
Electronic device and method of making the same Download PDFInfo
- Publication number
- CN111524818A CN111524818A CN202010330396.1A CN202010330396A CN111524818A CN 111524818 A CN111524818 A CN 111524818A CN 202010330396 A CN202010330396 A CN 202010330396A CN 111524818 A CN111524818 A CN 111524818A
- Authority
- CN
- China
- Prior art keywords
- layer
- pad
- electronic device
- sacrificial anode
- alsi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/13124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
Abstract
Description
技术领域technical field
本发明涉及半导体器件制造测试领域,具体涉及一种电子器件及其制造方法。The invention relates to the field of manufacturing and testing of semiconductor devices, in particular to an electronic device and a manufacturing method thereof.
背景技术Background technique
芯片形成的最后一步,往往需要后道工序的层间绝缘层和布线层的沉积。对于传统的芯片,往往需要形成焊盘以进行外部电连接。该外部电连接可以通过正装或者倒装方式形成,在此保证外部电连接的可靠性是必需的。The final step of chip formation often requires the deposition of interlayer insulating layers and wiring layers in subsequent processes. For conventional chips, it is often necessary to form pads for external electrical connections. The external electrical connection can be formed in a forward-chip or flip-chip manner, where it is necessary to ensure the reliability of the external electrical connection.
发明内容SUMMARY OF THE INVENTION
基于解决上述问题,本发明提供了一种电子器件的制造方法,其包括以下:Based on solving the above problems, the present invention provides a manufacturing method of an electronic device, which includes the following:
(1)提供衬底,所述衬底包括至少一个电极;(1) providing a substrate comprising at least one electrode;
(2)在所述衬底上形成绝缘层并进行图案化,以形成露出所述电极的第一开口;(2) forming an insulating layer on the substrate and patterning to form a first opening exposing the electrode;
(3)在所述绝缘层上形成牺牲阳极层和布线层,所述布线层的一端电连接所述电极,另一端设置于所述牺牲阳极层上形成为焊盘;(3) forming a sacrificial anode layer and a wiring layer on the insulating layer, one end of the wiring layer is electrically connected to the electrode, and the other end is arranged on the sacrificial anode layer to form a pad;
(4)形成覆盖所述绝缘层、所述布线层和所述牺牲阳极层的钝化层并进行图案化,以形成露出所述焊盘的第二开口;(4) forming and patterning a passivation layer covering the insulating layer, the wiring layer and the sacrificial anode layer to form a second opening exposing the pad;
(5)在所述第二开口中的所述焊盘上形成AlSi层;(5) forming an AlSi layer on the pad in the second opening;
(6)在所述AlSi层上形成线接合球。(6) Wire bonding balls are formed on the AlSi layer.
其中,所述AlSi层采用铝钯和硅靶的共溅射方法形成,其溅射的氛围至少包含氮气。Wherein, the AlSi layer is formed by a co-sputtering method of aluminum palladium and a silicon target, and the sputtering atmosphere at least contains nitrogen.
其中,在步骤(6)中形成线接合球还包括加热熔融所述线接合球,并使得所述线接合球与所述AlSi层形成金属间化合物层。Wherein, forming the wire-bonding balls in step (6) further includes heating and melting the wire-bonding balls, so that the wire-bonding balls and the AlSi layer form an intermetallic compound layer.
本发明还提供了一种电子器件,其通过上述电子器件的制造方法得到,具体包括:The present invention also provides an electronic device, which is obtained by the above-mentioned manufacturing method of the electronic device, and specifically includes:
衬底,所述衬底包括至少一个电极;a substrate including at least one electrode;
绝缘层,设置在所述衬底上且具有露出所述电极的第一开口;an insulating layer disposed on the substrate and having a first opening exposing the electrode;
牺牲阳极和布线层,设置于所述绝缘层上,其中,所述布线层的一端电连接所述电极,另一端设置于所述牺牲阳极层上形成为焊盘;A sacrificial anode and a wiring layer are arranged on the insulating layer, wherein one end of the wiring layer is electrically connected to the electrode, and the other end is arranged on the sacrificial anode layer to form a pad;
钝化层,覆盖所述绝缘层、所述布线层和所述牺牲阳极层且具有露出所述焊盘的第二开口;a passivation layer covering the insulating layer, the wiring layer and the sacrificial anode layer and having a second opening exposing the pad;
AlSi层,设置在所述第二开口中的所述焊盘上;An AlSi layer, disposed on the pad in the second opening;
线接合球,设置在所述AlSi层上。Wire-bonded balls are disposed on the AlSi layer.
其中,所述线接合球与所述AlSi层之间形成有金属间化合物层。Wherein, an intermetallic compound layer is formed between the wire bonding ball and the AlSi layer.
其中,所述牺牲阳极层包括与所述焊盘上下不对应的第一部分以及与所述焊盘上下相对应的第二部分,所述第一部分和第二部分一体成型,且所述第一部分由所述焊盘位置延伸至所述电子器件的边缘。Wherein, the sacrificial anode layer includes a first part that does not correspond to the top and bottom of the pad and a second part that corresponds to the top and bottom of the pad, the first part and the second part are integrally formed, and the first part is formed by The pad locations extend to the edge of the electronic device.
其中,所述第二部分具有一凹陷,所述焊盘的一部分位于所述凹陷中。Wherein, the second part has a recess, and a part of the pad is located in the recess.
其中,所述第二部分为一环形,所述环形中具有第三开口。Wherein, the second part is an annular shape, and the annular shape has a third opening.
其中,所述第三开口中填充有绝缘材料。Wherein, the third opening is filled with insulating material.
其中,所述焊盘具有与所述第三开口共形的凹口。Wherein, the pad has a notch conformal to the third opening.
本发明具有以下有益效果:本发明将牺牲阳极设置于焊盘之下,并具有延伸到器件边缘,可以避免牺牲阳极对焊盘的热处理时影响,并且该牺牲阳极可以保护焊盘之上的AlSi层,防止其被氧化。AlSi层的设置可以增加线接合球的润湿性,保证其可焊性,且优选的,所述AlSi层中具有N掺杂,其可以保证Al不被氧化。The invention has the following beneficial effects: the sacrificial anode is arranged under the pad and extends to the edge of the device, which can avoid the influence of the sacrificial anode on the thermal treatment of the pad, and the sacrificial anode can protect the AlSi on the pad layer to prevent it from being oxidized. The arrangement of the AlSi layer can increase the wettability of the wire bonding ball and ensure its solderability, and preferably, the AlSi layer has N doping, which can ensure that the Al is not oxidized.
附图说明Description of drawings
图1为本发明的电子器件的剖视图;1 is a cross-sectional view of an electronic device of the present invention;
图2A为本发明第一实施例的焊盘结构的剖视图;2A is a cross-sectional view of a pad structure according to a first embodiment of the present invention;
图2B为本发明第一实施例的牺牲阳极的俯视图;2B is a top view of the sacrificial anode according to the first embodiment of the present invention;
图3A为本发明第二实施例的焊盘结构的剖视图;3A is a cross-sectional view of a pad structure according to a second embodiment of the present invention;
图3B为本发明第二实施例的牺牲阳极的俯视图;3B is a top view of the sacrificial anode according to the second embodiment of the present invention;
图4A为本发明第三实施例的焊盘结构的剖视图;4A is a cross-sectional view of a pad structure according to a third embodiment of the present invention;
图4B为本发明第三实施例的牺牲阳极的俯视图;4B is a top view of the sacrificial anode according to the third embodiment of the present invention;
图5A为本发明第四实施例的焊盘结构的剖视图;5A is a cross-sectional view of a pad structure according to a fourth embodiment of the present invention;
图5B为本发明第四实施例的牺牲阳极的俯视图;5B is a top view of the sacrificial anode according to the fourth embodiment of the present invention;
图6A为本发明第五实施例的焊盘结构的剖视图;6A is a cross-sectional view of a pad structure according to a fifth embodiment of the present invention;
图6B为本发明第五实施例的牺牲阳极的俯视图。6B is a top view of the sacrificial anode according to the fifth embodiment of the present invention.
具体实施方式Detailed ways
为使本公开实施例的目的、技术方案和优点更加清楚,下面将结合本公开实施例的附图,对本公开实施例的技术方案进行清楚、完整地描述。显然,所描述的实施例是本公开的一部分实施例,而不是全部的实施例。基于所描述的本公开的实施例,本领域普通技术人员在无需创造性劳动的前提下所获得的所有其他实施例,都属于本公开保护的范围。In order to make the purpose, technical solutions and advantages of the embodiments of the present disclosure more clear, the technical solutions of the embodiments of the present disclosure will be clearly and completely described below with reference to the accompanying drawings of the embodiments of the present disclosure. Obviously, the described embodiments are some, but not all, embodiments of the present disclosure. Based on the described embodiments of the present disclosure, all other embodiments obtained by those of ordinary skill in the art without creative efforts fall within the protection scope of the present disclosure.
除非另外定义,本公开使用的技术术语或者科学术语应当为本公开所属领域内具有一般技能的人士所理解的通常意义。本公开中使用的“第一”、“第二”以及类似的词语并不表示任何顺序、数量或者重要性,而只是用来区分不同的组成部分。“包括”或者“包含”等类似的词语意指出现该词前面的元件或者物件涵盖出现在该词后面列举的元件或者物件及其等同,而不排除其他元件或者物件。“连接”或者“相连”等类似的词语并非限定于物理的或者机械的连接,而是可以包括电性的连接,不管是直接的还是间接的。“上”、“下”、“左”、“右”等仅用于表示相对位置关系,当被描述对象的绝对位置改变后,则该相对位置关系也可能相应地改变。Unless otherwise defined, technical or scientific terms used in this disclosure shall have the ordinary meaning as understood by one of ordinary skill in the art to which this disclosure belongs. As used in this disclosure, "first," "second," and similar terms do not denote any order, quantity, or importance, but are merely used to distinguish the various components. "Comprises" or "comprising" and similar words mean that the elements or things appearing before the word encompass the elements or things recited after the word and their equivalents, but do not exclude other elements or things. Words like "connected" or "connected" are not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "Up", "Down", "Left", "Right", etc. are only used to represent the relative positional relationship, and when the absolute position of the described object changes, the relative positional relationship may also change accordingly.
下面将结合附图对根据本发明公开实施例的电子器件及其制造方法进行详细的描述。The electronic device and the manufacturing method thereof according to the disclosed embodiments of the present invention will be described in detail below with reference to the accompanying drawings.
本发明的电子器件的具体形成方法包括:The specific formation method of the electronic device of the present invention includes:
(1)提供衬底,所述衬底包括至少一个电极;(1) providing a substrate comprising at least one electrode;
(2)在所述衬底上形成绝缘层并进行图案化,以形成露出所述电极的第一开口;(2) forming an insulating layer on the substrate and patterning to form a first opening exposing the electrode;
(3)在所述绝缘层上形成牺牲阳极层和布线层,所述布线层的一端电连接所述电极,另一端设置于所述牺牲阳极层上形成为焊盘;(3) forming a sacrificial anode layer and a wiring layer on the insulating layer, one end of the wiring layer is electrically connected to the electrode, and the other end is arranged on the sacrificial anode layer to form a pad;
(4)形成覆盖所述绝缘层、所述布线层和所述牺牲阳极层的钝化层并进行图案化,以形成露出所述焊盘的第二开口;(4) forming and patterning a passivation layer covering the insulating layer, the wiring layer and the sacrificial anode layer to form a second opening exposing the pad;
(5)在所述第二开口中的所述焊盘上形成AlSi层;(5) forming an AlSi layer on the pad in the second opening;
(6)在所述AlSi层上形成线接合球。(6) Wire bonding balls are formed on the AlSi layer.
参见图1,本发明的电子器件包括衬底10,所述衬底10可以为硅衬底。所述衬底10包括具有有源区域的上表面和相对的下表面,在所述上表面上具有至少一个电极11,该电极11可以是金属电极或者金属硅化物电极,其电连接于衬底10中电子芯片。Referring to FIG. 1, the electronic device of the present invention includes a
然后在所述衬底10上形成一绝缘层12,该绝缘层12可以通过PVD、CVD、溅射或者原子沉积等方法形成,其厚度在100微米以下。该绝缘层12可以是无机材料,例如氮化硅、氧化硅、氮氧化硅等,也可以是有机材料,例如聚酰亚胺、亚克力材料等。在所述绝缘层12中通过图案化形成多个第一开口,以露出所述电极11。该图案化可以通过湿法刻蚀实现。Then, an
接着,在所述绝缘层12上沉积一层金属层,所述金属层可以是Mg、Ni、Pd中的任一种与Al的合金,其中Al的重量百分比大于50%。然后将该金属层图案化,形成牺牲阳极13,该牺牲阳极13将在后续内容中着重介绍。Next, a metal layer is deposited on the insulating
然后,在所述绝缘层12上形成布线层15,所述布线层15的材质为Al,其为图案化的结构。该布线层15电连接所述电极11,且从所述电极11处在所述绝缘层上延伸直至延伸至所述牺牲阳极13的一部分之上。其中,所述布线层15在所述牺牲阳极13上的部分为外连接的焊盘15,该焊盘15在俯视观察时,在所述牺牲阳极13的投影之内,且小于所述牺牲阳极13的面积。Then, a
然后,在所述绝缘层12、所述布线层14和所述牺牲阳极层13形成钝化层17,所述钝化层17应当高于所述布线层14的最上表面,且所述钝化层17中形成有图案化的第二开口,该第二开口应当露出所述焊盘。该钝化层17可以是氮化硅或者氧化硅材料。Then, a
在所述第二开口中的所述焊盘15上形成AlSi层,所述AlSi层采用铝钯和硅靶的共溅射方法形成,其溅射的氛围至少包含氮气,例如可以是纯氮气、氮气与氢气的混合气等。在具有氮气的氛围中进行溅射,可以在AlSi层中掺杂N元素,该N元素的掺杂可以防止Al的氧化,即防止Al的焊盘15的氧化以及AlSi层中Al的氧化。An AlSi layer is formed on the
最后,在所述AlSi层上形成线接合球16。该线接合球16可以是包含铜或铝的合金,其通过加热熔融上述合金材料形成,并使得所述线接合球16与所述AlSi层形成金属间化合物层,该金属间化合物层中至少应当包括Al、Si和N元素,其中AlSi层中Si可以增加线接合球的润湿性,保证其可焊性。Finally,
下面参见图2A-图6B来介绍多个不同实施例的电子器件的焊盘结构以及牺牲阳极结构。Referring to FIGS. 2A-6B , the pad structures and sacrificial anode structures of electronic devices in various embodiments are described below.
第一实施例first embodiment
首先参见图2A,在牺牲阳极13之上具有焊盘15,该牺牲阳极13包括第一部分131和第二部分132,其中第一部分131延伸至所述电子器件的边缘位置,而所述第二部分132与第一部分131相连接且具有与所述焊盘15相对应的形状。Referring first to FIG. 2A, there is a
参见图2B,其中第一部分131可以是长条形,而第二部分132可以是圆形或者方形,其中第一部分131的宽度小于第二部分132的宽度,以使得第二部分132的电流分散。并且,当第二部分132为圆形时,所述焊盘15也为圆形,所述第二部分132为方形时,所述焊盘也为方形。Referring to FIG. 2B , the
在所述焊盘15上具有AlSi层18,如上所述,所述AlSi层18中应当具有N元素,且线接合球16形成在所述AlSi层18上,并且在经由高温时,所述线接合球16与所述AlSi层18之间形成有金属间化合物层19。There is an
第二实施例Second Embodiment
参见图3A和3B,其牺牲阳极13与第一实施例中的结构一致,其区别在于在所述牺牲阳极13和所述焊盘15之间具有一阻挡层20,阻挡层20为Ti/TiN或Ta/TaN等,其中阻挡层20可以完全覆盖所述牺牲阳极13,且可以部分形成于所述绝缘层12之上。该阻挡层20可以防止牺牲阳极13在工作时与焊盘15之间的相互扩散。3A and 3B, the structure of the
第三实施例Third Embodiment
参见图4A和4B,在该实施例中,所述牺牲阳极13的第二部分132具有一凹陷21,该凹陷21为一弧面形状,且该凹陷21的中间区域较深而边缘区域较浅。所述焊盘15的一部分材料嵌入在所述凹陷21中。该凹陷21可以将电流分散至焊盘的边缘,以此,可以防止焊盘15的中心区域的电流过大,防止电流过于集中。Referring to FIGS. 4A and 4B , in this embodiment, the
第四实施例Fourth Embodiment
参见图5A和5B,在该实施例中,所述牺牲阳极13的第二部分132具有一第三开口22,该第三开口22为一圆形,其中该第三开口22中填充有绝缘材料23,该绝缘材料23可以与绝缘层12的材质相同,且可以在相同步骤中形成。5A and 5B, in this embodiment, the
第五实施例Fifth Embodiment
参见图6A和6B,其与第五实施例类似,所述牺牲阳极13的第二部分132具有一第三开口22,该第三开口22为一圆形。并且所述焊盘15的一部分嵌入在所述第三开口22中,且该焊盘15由于共形,在焊盘15的顶面具有一凹口24,该凹口24的底部具有金属间化合物层,所述线接合球16的底部设置在所述凹口24中。Referring to FIGS. 6A and 6B , which is similar to the fifth embodiment, the
本发明将牺牲阳极设置于焊盘之下,并具有延伸到器件边缘,可以避免牺牲阳极对焊盘的热处理时影响,并且该牺牲阳极可以保护焊盘之上的AlSi层,防止其被氧化。AlSi层的设置可以增加线接合球的润湿性,保证其可焊性,且优选的,所述AlSi层中具有N掺杂,其可以保证Al不被氧化。In the present invention, the sacrificial anode is arranged under the pad and extends to the edge of the device, so that the influence of the sacrificial anode on the thermal treatment of the pad can be avoided, and the sacrificial anode can protect the AlSi layer on the pad from being oxidized. The arrangement of the AlSi layer can increase the wettability of the wire bonding ball and ensure its solderability, and preferably, the AlSi layer has N doping, which can ensure that the Al is not oxidized.
最后应说明的是:显然,上述实施例仅仅是为清楚地说明本发明所作的举例,而并非对实施方式的限定。对于所属领域的普通技术人员来说,在上述说明的基础上还可以做出其它不同形式的变化或变动。这里无需也无法对所有的实施方式予以穷举。而由此所引申出的显而易见的变化或变动仍处于本发明的保护范围之中。Finally, it should be noted that: obviously, the above-mentioned embodiments are only examples for clearly illustrating the present invention, and are not intended to limit the implementation manner. For those of ordinary skill in the art, changes or modifications in other different forms can also be made on the basis of the above description. There is no need and cannot be exhaustive of all implementations here. However, the obvious changes or changes derived from this are still within the protection scope of the present invention.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010330396.1A CN111524818A (en) | 2020-04-24 | 2020-04-24 | Electronic device and method of making the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010330396.1A CN111524818A (en) | 2020-04-24 | 2020-04-24 | Electronic device and method of making the same |
Publications (1)
Publication Number | Publication Date |
---|---|
CN111524818A true CN111524818A (en) | 2020-08-11 |
Family
ID=71904942
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010330396.1A Withdrawn CN111524818A (en) | 2020-04-24 | 2020-04-24 | Electronic device and method of making the same |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111524818A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112802759A (en) * | 2021-01-05 | 2021-05-14 | 山东傲天环保科技有限公司 | Semiconductor chip and manufacturing method thereof |
CN112838013A (en) * | 2021-01-05 | 2021-05-25 | 山东傲天环保科技有限公司 | Chip structure and manufacturing method thereof |
-
2020
- 2020-04-24 CN CN202010330396.1A patent/CN111524818A/en not_active Withdrawn
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112802759A (en) * | 2021-01-05 | 2021-05-14 | 山东傲天环保科技有限公司 | Semiconductor chip and manufacturing method thereof |
CN112838013A (en) * | 2021-01-05 | 2021-05-25 | 山东傲天环保科技有限公司 | Chip structure and manufacturing method thereof |
CN112802759B (en) * | 2021-01-05 | 2022-03-25 | 上海多知互联网科技有限公司 | Semiconductor chip and manufacturing method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI411079B (en) | Semiconductor die and method for forming a conductive feature | |
US8765597B2 (en) | Fluorine depleted adhesion layer for metal interconnect structure | |
JP4775007B2 (en) | Semiconductor device and manufacturing method thereof | |
US7915741B2 (en) | Solder bump UBM structure | |
TWI720233B (en) | Semiconductor device and manufacturing method thereof | |
US20090243098A1 (en) | Underbump metallurgy for enhanced electromigration resistance | |
TW201133736A (en) | Semiconductor device including a stress buffer material formed above a low-k metallization system | |
JP7234432B2 (en) | semiconductor equipment | |
JP2023054250A (en) | Semiconductor device | |
US8269347B2 (en) | Semiconductor chip, electrode structure therefor and method for forming same | |
CN111524818A (en) | Electronic device and method of making the same | |
US8013442B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2001217243A (en) | Semiconductor device and method of manufacturing the same | |
JP6210482B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
JP4639138B2 (en) | Semiconductor device | |
JP2008244134A (en) | Semiconductor device and manufacturing method thereof | |
JP2009088002A (en) | Semiconductor device and manufacturing method thereof | |
JP2004247522A (en) | Semiconductor device and manufacturing method thereof | |
JP2011018832A (en) | Semiconductor device, and method of manufacturing the same | |
JP6548187B2 (en) | Semiconductor device | |
US20110193224A1 (en) | Semiconductor device | |
TWI479617B (en) | Semiconductor structure and method of fabricating the same | |
JP2010287750A (en) | Semiconductor device and manufacturing method thereof | |
JP6504601B2 (en) | Semiconductor device | |
JP6159125B2 (en) | Semiconductor device and manufacturing method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20210203 Address after: 251600 50 meters west of South Gate of Yuyuan community, Fuqian street, Yuhuangmiao Town, Shanghe County, Jinan City, Shandong Province Applicant after: Shanghe tanrong new technology development center Address before: 255000 No. 30 Century Road, Zhangdian District, Shandong, Zibo Applicant before: ZIBO VOCATIONAL INSTITUTE |
|
WW01 | Invention patent application withdrawn after publication | ||
WW01 | Invention patent application withdrawn after publication |
Application publication date: 20200811 |