CN111327181B - Control method of multi-phase switch circuit, control circuit and multi-phase switch circuit - Google Patents
Control method of multi-phase switch circuit, control circuit and multi-phase switch circuit Download PDFInfo
- Publication number
- CN111327181B CN111327181B CN202010226641.4A CN202010226641A CN111327181B CN 111327181 B CN111327181 B CN 111327181B CN 202010226641 A CN202010226641 A CN 202010226641A CN 111327181 B CN111327181 B CN 111327181B
- Authority
- CN
- China
- Prior art keywords
- mth
- voltage
- circuit
- phase
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 13
- 239000003990 capacitor Substances 0.000 claims description 24
- 238000005070 sampling Methods 0.000 claims description 7
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 2
- 230000027311 M phase Effects 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 8
- 230000004044 response Effects 0.000 description 8
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 5
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 4
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 4
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 4
- 230000009467 reduction Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0016—Control circuits providing compensation of output voltage deviations using feedforward of disturbance parameters
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
本发明公开了一种多相开关电路的控制方法、控制电路及多相开关电路，所述多相开关电路包括N相开关电路，所述N相开关电路包括N个的电感，每个电感的电感值都为L；设置第m上限指令电压、第m下限指令电压和第m重构电流；所述第m上限指令电压等于补偿电压和第m峰值斜坡之差，并控制第m重构电流的峰值；所述第m下限指令电压等于补偿电压和第m谷值斜坡之和，并控制第m相开关电路的电感电流的谷值；所述第m重构电流的斜率为多相开关电路的输入电压和输出电压之差除以电感值L。
The present invention discloses a control method, a control circuit and a multi-phase switching circuit, wherein the multi-phase switching circuit comprises an N-phase switching circuit, wherein the N-phase switching circuit comprises N inductors, and the inductance value of each inductor is L; an m-th upper limit instruction voltage, an m-th lower limit instruction voltage and an m-th reconstruction current are set; the m-th upper limit instruction voltage is equal to the difference between a compensation voltage and an m-th peak slope, and controls the peak value of the m-th reconstruction current; the m-th lower limit instruction voltage is equal to the sum of the compensation voltage and the m-th valley slope, and controls the valley value of the inductor current of the m-phase switching circuit; the slope of the m-th reconstruction current is the difference between the input voltage and the output voltage of the multi-phase switching circuit divided by the inductance value L.
Description
Technical Field
The invention relates to the technical field of power electronics, in particular to a control method and a control circuit of a multiphase switching circuit and the multiphase switching circuit.
Background
The parallel connection of the multiphase switch circuits can conveniently improve the power supply current level so as to meet the requirement of large current, such as a processor. Meanwhile, each phase of switching circuit is conducted in a staggered mode by controlling the driving signals, so that the inductance of the single-phase switching circuit can be reduced, input and output current ripples can be reduced, and input and output capacitances can be effectively reduced. The reduction of the inductance reduces the inductance size and the capacitance quantity, improves the power density, and simultaneously can improve the dynamic response speed of the voltage regulator. The dynamic response speed to load jumps is important for the processor power supply, as this will directly affect the performance of the processor. The processor has strict requirements on the maximum and minimum voltages at which it operates, and if the voltage exceeds the maximum voltage value allowed by the processor due to too slow a response speed of the voltage regulator at the time of current unloading, this directly affects the reliability of the processor. Conversely, if the voltage is below the minimum voltage allowed by the processor during loading, the blue screen of the computer will be halted. In summary, how to meet the requirement of dynamic load due to the rapid change of load and provide steady voltage is always an important indicator for measuring the performance of the controller. For loading conditions in load changes, if the response speed of the controller is too slow, energy cannot be timely transmitted from the input side to the output side, and then the needed energy can only be provided by the output capacitor, so that a large drop of the output voltage is caused. On the contrary, if the upper tube cannot be turned off in time under the unloading condition, more extra energy is transmitted to the output capacitor by pinching off the transmission path of the energy at the input side, so that the output voltage has large protrusions. In this case, in order to stabilize the output voltage, a large number of output capacitors need to be placed, thereby increasing the cost and volume of the system. Therefore, a controller with fast dynamic response capability can not only reduce output capacitance and save space for the system, but also improve the power density of the system and reduce the cost.
Disclosure of Invention
Accordingly, the present invention is directed to a control method and a control circuit for a multiphase switching circuit, and the multiphase switching circuit, which are used for solving the problem of insufficient dynamic response speed of the multiphase switching circuit in the prior art.
The technical scheme of the invention is that a control method of a multiphase switching circuit is provided, the multiphase switching circuit comprises an N-phase switching circuit, the N-phase switching circuit comprises N inductors, and the inductance value of each inductor is L;
Setting an mth upper limit instruction voltage, an mth lower limit instruction voltage and an mth reconstruction current;
When the peak value of the m-th reconstruction current reaches the m-th upper limit command voltage, a main switching tube of an m-th phase switching circuit is turned off;
The m lower limit instruction voltage is equal to the sum of the compensation voltage and the m valley slope, and controls the valley of the inductance current of the m phase switching circuit;
The slope of the mth reconstruction current is the difference between the input voltage and the output voltage of the multiphase switch circuit divided by the inductance value L;
Wherein N is a natural number greater than or equal to 2, and m is any natural number from 1 to N.
Optionally, before the main switch tube of the mth phase switch circuit is conducted, the mth peak slope is reset to a first initial value, and when the main switch tube of the mth phase switch circuit is conducted, the mth peak slope starts to rise;
The m clock signal of the m-th phase switching circuit controls the switching period of the m-th phase switching circuit.
Optionally, when the main switch tube of the m-phase switch circuit is conducted, the m-th capacitor is charged, the voltage on the m-th capacitor represents the m-th reconstruction current, and the difference between the m-th controllable current and the input and output voltage of the multiphase switch circuit is proportional to the inductance value L.
The control circuit of the multiphase switching circuit comprises an N-phase switching circuit, wherein the N-phase switching circuit comprises N inductors, and the inductance value of each inductor is L;
The control circuit sets an mth upper limit instruction voltage, an mth lower limit instruction voltage and an mth reconstruction current;
When the peak value of the m-th reconstruction current reaches the m-th upper limit command voltage, a main switching tube of an m-th phase switching circuit is turned off;
The m lower limit instruction voltage is equal to the sum of the compensation voltage and the m valley slope, and controls the valley of the inductance current of the m phase switching circuit;
The slope of the mth reconstruction current is the difference between the input voltage and the output voltage of the multiphase switch circuit divided by the inductance value L;
Wherein N is a natural number greater than or equal to 2, and m is any natural number from 1 to N.
Optionally, before the main switch tube of the mth phase switch circuit is conducted, the mth peak slope is reset to a first initial value, and when the main switch tube of the mth phase switch circuit is conducted, the mth peak slope starts to rise;
The m clock signal of the m-th phase switching circuit controls the switching period of the m-th phase switching circuit.
Alternatively, the control circuit includes N-phase switching signal generating circuits each receiving a compensation voltage and generating a corresponding switching signal;
The m-th switching signal generation circuit comprises a reconstruction current generation circuit, wherein the reconstruction current generation circuit comprises an m-th controllable current and an m-th capacitor, the m-th controllable current charges the m-th capacitor when a main switching tube of the m-th phase switching circuit is conducted, the voltage on the m-th capacitor represents the m-th reconstruction current, and the difference between the m-th controllable current and the input and output voltage of the multi-phase switching circuit is proportional to an inductance value L.
The mth switching signal generating circuit further comprises an RS trigger, an mth upper comparator, an mth lower comparator, an mth upper limit command voltage generating circuit and an mth lower limit command voltage generating circuit, wherein the mth upper limit command voltage generating circuit receives the compensation voltage and subtracts the compensation voltage from an mth peak slope to obtain an mth upper limit command voltage;
the mth lower limit instruction voltage generation circuit receives the compensation voltage, and adds the compensation voltage to an mth valley slope to obtain an mth lower limit instruction voltage, wherein the mth lower comparator compares an inductance current sampling value with the mth lower limit instruction voltage, and when a main switch tube of the mth phase switch circuit is turned off, the inductance current sampling value is smaller than or equal to the mth lower limit instruction voltage, and the output of the mth lower comparator is turned over;
The RS trigger receives the output voltages of the m-th upper comparator and the m-th lower comparator and outputs an m-th phase switching signal, when the output voltage of the m-th upper comparator is overturned, the m-th phase switching signal is changed from effective to ineffective, and when the output voltage of the m-th lower comparator is overturned, the m-th phase switching signal is changed from ineffective to effective.
Optionally, the mth upper limit command voltage generating circuit comprises an mth peak value slope generating circuit and a subtracter, wherein the mth peak value slope generating circuit receives the mth phase switching signal to generate an mth peak value slope, the subtracter receives the compensation voltage and the mth peak value slope, and the mth upper limit command voltage is obtained by subtracting the mth peak value slope from the compensation voltage.
Optionally, the mth lower limit command voltage generating circuit comprises an mth valley slope generating circuit and an adder, wherein the mth valley slope generating circuit receives the mth phase switching signal and the mth phase clock signal to generate an mth valley slope, and the adder receives the compensation voltage and the mth valley slope and adds the compensation voltage to the mth valley slope to obtain the mth lower limit command voltage.
A further technical solution of the present invention is to provide a multiphase switching circuit.
Compared with the prior art, the circuit structure and the method have the advantages of quick dynamic response capability, capacity reduction and space saving for the system, system power density improvement and cost reduction.
Drawings
FIG. 1 is a schematic diagram of a multi-phase switching circuit;
FIG. 2 is a schematic diagram of a two-phase switching circuit and a coupled inductor;
Fig. 3 is waveforms of a first clock signal CLK1, a second clock signal CLK2, a first upper limit command voltage, a first reconstruction current, an inductance current of the first phase switching circuit, a first lower limit command voltage, a second upper limit command voltage, a second reconstruction current, an inductance current of the second phase switching circuit, a second lower limit command voltage, a first phase switching signal PWM1, and a second phase switching signal PWM2 when the two phase switching circuits of the present invention are inductively coupled;
Fig. 4 is waveforms of a first clock signal CLK1, a second clock signal CLK2, a first upper limit command voltage, a first reconstruction current, an inductance current of the first phase switching circuit, a first lower limit command voltage, a second upper limit command voltage, a second reconstruction current, an inductance current of the second phase switching circuit, a second lower limit command voltage, a first phase switching signal PWM1, and a second phase switching signal PWM2 when the inductances are separated;
FIG. 5 is a schematic diagram of one embodiment of a control circuit 200 of the present invention;
FIG. 6 is a schematic diagram of an embodiment of an mth switching signal generating circuit according to the present invention;
FIG. 7 is a schematic diagram of a reconstruction current generation circuit 260 according to an embodiment of the present invention;
FIG. 8 is a schematic diagram of an embodiment of an mth upper limit command voltage generating circuit 210 according to the present invention;
fig. 9 is a schematic diagram of an mth lower limit command voltage generating circuit 230 according to an embodiment of the invention.
Detailed Description
The preferred embodiments of the present invention will be described in detail below with reference to the accompanying drawings, but the present invention is not limited to these embodiments only. The invention is intended to cover any alternatives, modifications, equivalents, and variations that fall within the spirit and scope of the invention.
In the following description of preferred embodiments of the invention, specific details are set forth in order to provide a thorough understanding of the invention, and the invention will be fully understood to those skilled in the art without such details.
The invention is more particularly described by way of example in the following paragraphs with reference to the drawings. It should be noted that the drawings are in a simplified form and are not to scale precisely, but rather are merely intended to facilitate and clearly illustrate the embodiments of the present invention.
The invention provides a control circuit of a multiphase switching circuit, which comprises an N-phase switching circuit, wherein the N-phase switching circuit comprises N inductors, the inductance value of each inductor is L, and the N-phase switching circuit is shown in FIG. 1. The upper tube of each phase switching circuit is a main switching tube, the lower tube is a synchronous rectifying tube, and the lower tube can also use a freewheeling diode. Each phase has an inductance connected to the output. Each phase of inductance in fig. 1 is discrete. The inductances may also be coupled, such as a first phase inductance and a second phase inductance, a third phase inductance and a fourth phase inductance, and so on. The control current receives the feedback voltage, outputs N switching signals to N driving circuits respectively to drive the main switching tube and the synchronous rectifying tube of each phase switching circuit, and if the control current is a freewheeling diode, only the main switching tube needs to be driven.
The control circuit sets an mth upper limit command voltage, an mth lower limit command voltage and an mth reconstruction current, wherein the mth upper limit command voltage is equal to the difference between the compensation voltage and an mth peak value slope and controls the peak value of the mth reconstruction current, when the peak value of the mth reconstruction current reaches the mth upper limit command voltage, the main switching tube of the mth phase switching circuit is turned off, the mth lower limit command voltage is equal to the sum of the compensation voltage and an mth valley value slope and controls the valley value of the inductance current of the mth phase switching circuit, the slope of the mth reconstruction current is the difference between the input voltage and the output voltage of the multiphase switching circuit divided by the inductance value L, N is a natural number which is greater than or equal to 2, and m is any one natural number among 1-N. That is, the turn-off timing of the main switching transistor of the mth phase switching circuit is determined by the mth reconstruction current and the mth upper limit command voltage, and the turn-on timing of the main switching transistor is determined by the mth lower limit command voltage and the inductor current of the mth phase switching circuit.
Before the main switch tube of the m-th phase switch circuit is conducted, the m-th peak slope is reset to a first initial value, when the main switch tube of the m-th phase switch circuit is conducted, the m-th peak slope starts to rise, before the m-th phase clock signal is effective, the m-th valley slope is reset to a second initial value, when the m-th phase clock signal of the m-th phase switch circuit is effective, the m-th valley slope starts to rise, and the m-th clock signal of the m-th phase switch circuit controls the switching period of the m-th phase switch circuit. For convenience, the first initial value is typically set to zero. The second initial value is set to be less than zero. The invention can synchronize the multiphase switch circuit and the clock and has fast dynamic response. In one embodiment, a high level may be effectively associated with a low level and a low level may be disabled, and in another embodiment, a low level may be effectively associated with a high level.
It should be noted that the slope of the mth peak slope and/or the mth valley slope may be linear or nonlinear. Non-linearities include various forms of piecewise linearity, parabolic, exponential, and the like.
Please refer to fig. 2, which is a schematic diagram of a two-phase switching circuit and a coupled inductor, and a freewheeling diode is used. Fig. 3 and fig. 4 are waveforms of a first clock signal CLK1, a second clock signal CLK2, a first upper limit command voltage, a first reconstruction current, an inductance current of the first phase switching circuit, a first lower limit command voltage, a second upper limit command voltage, a second reconstruction current, an inductance current of the second phase switching circuit, a second lower limit command voltage, a first phase switching signal PWM1, and a second phase switching signal PWM2, respectively, when the inductance is coupled and separated. The first clock signal CLK1 and the second clock signal CLK2 are 180 degrees out of phase. Because of the coupling coefficient of the coupling inductor, in fig. 3, when the first phase main switching tube is turned on, the inductor current of the first phase switching circuit is greater than the inductor current of the second phase switching circuit, and the first reconstruction current is greater than the inductor current of the first phase switching circuit. In fig. 4, since each phase inductance is discrete, the first reconstruction current is equal to the inductance current of the first phase switching circuit when the first phase main switching tube is on, i.e., the mth reconstruction current is equal to the inductance current of the mth phase switching circuit when the main switching tube of the mth phase switching circuit is on.
Referring to fig. 5, the control circuit includes N-phase switching signal generating circuits, each of which receives a compensation voltage and generates a corresponding switching signal, and an operational amplifier, which receives a feedback voltage and performs operational amplification with a reference voltage to obtain the compensation voltage.
Referring to fig. 6, the mth switching signal generating circuit includes a reconstruction current generating circuit 260, where the reconstruction current generating circuit includes an mth controllable current and an mth capacitor, the mth controllable current charges the mth capacitor when the main switch tube of the mth phase switching circuit is turned on, a voltage on the mth capacitor represents the mth reconstruction current, and a difference between the mth controllable current and an input/output voltage of the multiphase switching circuit is proportional to an inductance value L.
Referring to fig. 7, an embodiment of a current reconstruction circuit is shown. The current reconstruction circuit comprises an mth controllable current I261, an mth capacitor C261, a switch K262 and a switch K263. When the mth switching signal PWM m is active, the switch K262 is turned on and the switches K263 and K264 are turned off. The mth controllable current I261 charges the mth capacitor C261, the voltage ISNS_SH on the mth capacitor represents the mth reconstruction current, and when the mth switching signal PWM m represents invalidity, the switch K262 is turned off, and the switch K263 and the switch K264 are turned on. The mth controllable current I261 stops charging the mth capacitor C261, and the voltage isns_sh on the mth capacitor is equal to the inductor sampling current ISNS. Thus, the voltage isns_sh across the mth capacitor is compared with the mth upper limit command voltage when the mth switching signal PWM m is asserted and with the mth lower limit command voltage when the mth switching signal PWM m is de-asserted. In one embodiment, the high level may be effectively associated with the low level and the low level may be not effectively associated with the low level, or in another embodiment, the low level may be effectively associated with the high level and the high level may be not effectively associated with the low level. When the switch signal is effective, the main switch tube is turned on, and when the switch signal is ineffective, the main switch tube is turned off.
Referring to fig. 6, the mth switching signal generating circuit further includes an RS flip-flop 250, an mth upper comparator 220, an mth lower comparator 240, an mth upper limit command voltage generating circuit 210, and an mth lower limit command voltage generating circuit 230, where the mth upper limit command voltage generating circuit 210 receives the compensation voltage and subtracts the compensation voltage from the mth peak slope to obtain an mth upper limit command voltage;
The mth lower limit command voltage generating circuit receives 230 the compensation voltage and adds the compensation voltage to the mth valley slope to obtain the mth lower limit command voltage, the mth lower comparator compares the inductance current sampling value with the mth lower limit command voltage, when the main switch tube of the mth phase switch circuit is turned off, the inductance current sampling value is less than or equal to the mth lower limit command voltage, and the output of the mth lower comparator is turned over;
The RS flip-flop 250 receives the output voltages of the mth up comparator 220 and the mth down comparator 230, and outputs an mth phase switching signal PWM m, which changes from active to inactive when the output voltage of the mth up comparator 220 is inverted, and changes from inactive to active when the output voltage of the mth down comparator 240 is inverted.
Referring to fig. 8, an embodiment of the mth upper limit command voltage generating circuit is shown. The mth upper limit command voltage generating circuit 210 includes an mth peak ramp generating circuit 212 and a subtracter 211, wherein the mth peak ramp generating circuit 212 receives the mth phase switching signal PWM m to generate an mth peak ramp, and the subtracter 211 receives the compensation voltage and the mth peak ramp and subtracts the mth peak ramp from the compensation voltage to obtain the mth upper limit command voltage.
Referring to fig. 9, an embodiment of the mth lower limit command voltage generating circuit 230 is shown. The mth lower limit command voltage generating circuit includes an mth valley slope generating circuit 232 and an adder 231, wherein the mth valley slope generating circuit 232 receives the mth phase switching signal and the mth phase clock signal CLK m to generate an mth valley slope, and the adder 231 receives the compensation voltage and the mth valley slope and adds the compensation voltage to the mth valley slope to obtain the mth lower limit command voltage.
The invention further provides a control method of the multiphase switching circuit, the multiphase switching circuit comprises an N-phase switching circuit, the N-phase switching circuit comprises N inductors, inductance values of the N-phase switching circuit are L, an mth upper limit command voltage, an mth lower limit command voltage and an mth reconstruction current are set, the mth upper limit command voltage is equal to the difference between a compensation voltage and an mth peak slope and controls the peak value of the mth reconstruction current, when the peak value of the mth reconstruction current reaches the mth upper limit command voltage, a main switching tube of the mth phase switching circuit is turned off, the mth lower limit command voltage is equal to the sum of the compensation voltage and an mth valley slope and controls the valley value of the inductance current of the mth phase switching circuit, the slope of the mth reconstruction current is the difference between the input voltage and the output voltage of the multiphase switching circuit and the inductance value L, wherein N is a natural number greater than or equal to 2, and m is any natural number from 1 to N.
In one embodiment, before the main switch tube of the mth phase switch circuit is conducted, the mth peak slope is reset to a first initial value, when the main switch tube of the mth phase switch circuit is conducted, the mth peak slope starts to rise, before the mth phase clock signal is effective, the mth valley slope is reset to a second initial value, when the mth phase clock signal of the mth phase switch circuit is effective, the mth valley slope starts to rise, and the mth clock signal of the mth phase switch circuit controls the switching period of the mth phase switch circuit.
In one embodiment, when the main switch tube of the m-th phase switch circuit is conducted, the m-th capacitor is charged, the voltage on the m-th capacitor represents the m-th reconstruction current, and the difference between the m-th controllable current and the input and output voltages of the multiphase switch circuit is proportional to the inductance value L.
A further technical solution of the present invention is to provide a multiphase switching circuit.
Although the embodiments have been described and illustrated separately above, and with respect to a partially common technique, it will be apparent to those skilled in the art that alternate and integration may be made between embodiments, with reference to one embodiment not explicitly described, and reference may be made to another embodiment described.
The above-described embodiments do not limit the scope of the present invention. Any modifications, equivalent substitutions and improvements made within the spirit and principles of the above embodiments should be included in the scope of the present invention.
Claims (10)
1. A control method of a multiphase switch circuit is characterized in that the multiphase switch circuit comprises an N-phase switch circuit, the N-phase switch circuit comprises N inductors, and the inductance value of each inductor is L;
Setting an mth upper limit instruction voltage, an mth lower limit instruction voltage and an mth reconstruction current;
When the peak value of the m-th reconstruction current reaches the m-th upper limit command voltage, a main switching tube of an m-th phase switching circuit is turned off;
The m lower limit instruction voltage is equal to the sum of the compensation voltage and the m valley slope, and controls the valley of the inductance current of the m phase switching circuit;
The slope of the mth reconstruction current is the difference between the input voltage and the output voltage of the multiphase switch circuit divided by the inductance value L;
Wherein N is a natural number greater than or equal to 2, and m is any natural number from 1 to N.
2. The control method according to claim 1, wherein the mth peak ramp is reset to a first initial value before the main switch tube of the mth phase switch circuit is turned on, and the mth peak ramp begins to rise when the main switch tube of the mth phase switch circuit is turned on;
The m clock signal of the m-th phase switching circuit controls the switching period of the m-th phase switching circuit.
3. The method of claim 1, wherein the mth controllable current charges an mth capacitor when the main switch of the mth phase switch circuit is turned on, the voltage on the mth capacitor is indicative of the mth reconstructed current, and the difference between the mth controllable current and the input/output voltage of the multi-phase switch circuit is proportional to the inductance value L.
4. A control circuit of a multiphase switching circuit, the multiphase switching circuit comprising an N-phase switching circuit comprising N inductors, each inductor having an inductance value L;
The control circuit sets an mth upper limit instruction voltage, an mth lower limit instruction voltage and an mth reconstruction current;
When the peak value of the m-th reconstruction current reaches the m-th upper limit command voltage, a main switching tube of an m-th phase switching circuit is turned off;
The m lower limit instruction voltage is equal to the sum of the compensation voltage and the m valley slope, and controls the valley of the inductance current of the m phase switching circuit;
The slope of the mth reconstruction current is the difference between the input voltage and the output voltage of the multiphase switch circuit divided by the inductance value L;
Wherein N is a natural number greater than or equal to 2, and m is any natural number from 1 to N.
5. The control circuit of claim 4, wherein the mth peak ramp is reset to a first initial value before the main switch of the mth phase switching circuit is turned on, and begins to rise when the main switch of the mth phase switching circuit is turned on; before the m-th phase clock signal is effective, resetting the m-th valley slope to a second initial value, and starting to rise when the m-th phase clock signal of the m-th phase switching circuit is effective;
The m clock signal of the m-th phase switching circuit controls the switching period of the m-th phase switching circuit.
6. The control circuit according to claim 5, wherein the control circuit includes N-phase switching signal generating circuits each receiving the compensation voltage and generating a corresponding switching signal;
The m-th switching signal generation circuit comprises a reconstruction current generation circuit, wherein the reconstruction current generation circuit comprises an m-th controllable current and an m-th capacitor, the m-th controllable current charges the m-th capacitor when a main switching tube of the m-th phase switching circuit is conducted, the voltage on the m-th capacitor represents the m-th reconstruction current, and the difference between the m-th controllable current and the input and output voltage of the multi-phase switching circuit is proportional to an inductance value L.
7. The control circuit according to claim 6, wherein the mth switching signal generating circuit further comprises an RS trigger, an mth upper comparator, an mth lower comparator, an mth upper limit command voltage generating circuit and an mth lower limit command voltage generating circuit, wherein the mth upper limit command voltage generating circuit receives the compensation voltage and subtracts the compensation voltage from an mth peak slope to obtain an mth upper limit command voltage;
the mth lower limit instruction voltage generation circuit receives the compensation voltage, and adds the compensation voltage to an mth valley slope to obtain an mth lower limit instruction voltage, wherein the mth lower comparator compares an inductance current sampling value with the mth lower limit instruction voltage, and when a main switch tube of the mth phase switch circuit is turned off, the inductance current sampling value is smaller than or equal to the mth lower limit instruction voltage, and the output of the mth lower comparator is turned over;
The RS trigger receives the output voltages of the m-th upper comparator and the m-th lower comparator and outputs an m-th phase switching signal, when the output voltage of the m-th upper comparator is overturned, the m-th phase switching signal is changed from effective to ineffective, and when the output voltage of the m-th lower comparator is overturned, the m-th phase switching signal is changed from ineffective to effective.
8. The control circuit according to claim 7, wherein the mth upper limit command voltage generating circuit includes an mth peak slope generating circuit that receives the mth phase switching signal and generates an mth peak slope, and a subtractor that receives the compensation voltage and the mth peak slope and subtracts the mth peak slope from the compensation voltage to obtain the mth upper limit command voltage.
9. The control circuit according to claim 7, wherein the mth lower limit command voltage generating circuit includes an mth valley slope generating circuit that receives the mth phase switching signal and the mth phase clock signal to generate an mth valley slope, and an adder that receives the compensation voltage and the mth valley slope and adds the compensation voltage to the mth valley slope to obtain the mth lower limit command voltage.
10. A multiphase switching circuit comprising a control circuit according to any one of claims 4 to 9 or employing a control method according to any one of claims 1 to 3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010226641.4A CN111327181B (en) | 2020-03-26 | 2020-03-26 | Control method of multi-phase switch circuit, control circuit and multi-phase switch circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010226641.4A CN111327181B (en) | 2020-03-26 | 2020-03-26 | Control method of multi-phase switch circuit, control circuit and multi-phase switch circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111327181A CN111327181A (en) | 2020-06-23 |
| CN111327181B true CN111327181B (en) | 2025-01-07 |
Family
ID=71166028
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010226641.4A Active CN111327181B (en) | 2020-03-26 | 2020-03-26 | Control method of multi-phase switch circuit, control circuit and multi-phase switch circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111327181B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112953175B (en) * | 2021-03-15 | 2024-10-18 | 杭州必易微电子有限公司 | Isolated voltage conversion system and primary side control circuit and method |
| CN114710147B (en) * | 2021-11-12 | 2025-04-22 | 杰华特微电子股份有限公司 | A homogeneous phase method for multi-phase switching circuit and multi-phase switching circuit |
| CN115149781A (en) * | 2022-03-01 | 2022-10-04 | 杰华特微电子股份有限公司 | Control circuit and control method of multiphase switch circuit and multiphase switch circuit |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1603996A (en) * | 2003-09-29 | 2005-04-06 | 英特赛尔美国股份有限公司 | Synchronization of multiphase synthetic ripple voltage regulator |
| CN106130321A (en) * | 2016-08-31 | 2016-11-16 | 杰华特微电子（张家港）有限公司 | The control method of a kind of on-off circuit, control circuit and switch circuit devices |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4975820A (en) * | 1989-09-01 | 1990-12-04 | National Semiconductor Corporation | Adaptive compensating ramp generator for current-mode DC/DC converters |
| US10523119B2 (en) * | 2017-07-05 | 2019-12-31 | Dialog Semiconductor (Uk) Limited | Compensation ramp offset removal |
| US10461639B1 (en) * | 2018-08-23 | 2019-10-29 | Dialog Semiconductor (Uk) Limited | Current mode hysteretic control with clocked ramp |
-
2020
- 2020-03-26 CN CN202010226641.4A patent/CN111327181B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1603996A (en) * | 2003-09-29 | 2005-04-06 | 英特赛尔美国股份有限公司 | Synchronization of multiphase synthetic ripple voltage regulator |
| CN106130321A (en) * | 2016-08-31 | 2016-11-16 | 杰华特微电子（张家港）有限公司 | The control method of a kind of on-off circuit, control circuit and switch circuit devices |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111327181A (en) | 2020-06-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Yan et al. | Direct 48-/1-V GaN-based DC–DC power converter with double step-down architecture and master–slave AO 2 T control | |
| US9991794B2 (en) | Hybrid capacitive-inductive voltage converter | |
| US9178422B2 (en) | Resonance-based single inductor output-driven DC-DC converter and method | |
| CN101981793B (en) | Variable voltage dc-dc converter | |
| CN111327181B (en) | Control method of multi-phase switch circuit, control circuit and multi-phase switch circuit | |
| US20150002115A1 (en) | Series-capacitor buck converter multiphase controller | |
| JP2020508632A (en) | Fixed frequency DC-DC converter | |
| US10326359B2 (en) | Voltage regulator module using a load-side auxiliary gyrator circuit | |
| US9800158B2 (en) | Current-parking switching regulator downstream controller | |
| JP2016535967A (en) | Feedback control in hybrid voltage regulators | |
| GB2460072A (en) | Multiple voltage level supply stage | |
| CN101753022A (en) | Load transient change detection circuit for voltage converter and application circuit thereof | |
| KR20130036065A (en) | Buck switch-mode power converter large signal transient response optimizer | |
| CN105048811A (en) | Conduction time correction fixed-frequency cycle-skip controller and method of DC-DC converter | |
| Su et al. | Current-mode synthetic control technique for high-efficiency DC–DC boost converters over a wide load range | |
| Hu et al. | A 12-to-1 flying capacitor cross-connected buck converter with inserted D> 0.5 control for fast transient response | |
| US11545899B2 (en) | Semiconductor device, system, and control method | |
| US20190305684A1 (en) | Apparatus for Power Converter with Improved Performance and Associated Methods | |
| US9143034B2 (en) | DC-DC controller and multi-ramp signal operating method thereof | |
| CN103023308A (en) | Power Supply Circuit and Power Supply Circuit with Adaptive Enable Charge Pump | |
| KR101310092B1 (en) | Buck converter enhancing response characteristic | |
| CN104682679A (en) | Power converter and its slope detection controller and method | |
| TWI671616B (en) | Regulator for dc-dc hybrid-mode power regulation | |
| CN110994994B (en) | A PWM and PSM mode switching control circuit and method thereof | |
| Tang et al. | A 2MHz Constant-Frequency AOT V 2 Buck Converter with Adaptive Dead Time Control for Data Centers |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: Room 901-23, 9 / F, west 4 building, Xigang development center, 298 Zhenhua Road, Sandun Town, Xihu District, Hangzhou City, Zhejiang Province, 310030 Applicant after: Jiehuate Microelectronics Co.,Ltd. Address before: Room 901-23, 9 / F, west 4 building, Xigang development center, 298 Zhenhua Road, Sandun Town, Xihu District, Hangzhou City, Zhejiang Province, 310030 Applicant before: JOULWATT TECHNOLOGY Inc.,Ltd. |
|
| CB02 | Change of applicant information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |