CN111243552B - VBO signal port, control panel and TV set - Google Patents
VBO signal port, control panel and TV set Download PDFInfo
- Publication number
- CN111243552B CN111243552B CN202010066803.2A CN202010066803A CN111243552B CN 111243552 B CN111243552 B CN 111243552B CN 202010066803 A CN202010066803 A CN 202010066803A CN 111243552 B CN111243552 B CN 111243552B
- Authority
- CN
- China
- Prior art keywords
- signal
- vbo
- module
- resistance
- resistance module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000002159 abnormal effect Effects 0.000 claims description 10
- 239000003990 capacitor Substances 0.000 claims description 9
- 238000006243 chemical reaction Methods 0.000 claims description 9
- 238000001514 detection method Methods 0.000 claims description 7
- 230000008878 coupling Effects 0.000 claims description 3
- 238000010168 coupling process Methods 0.000 claims description 3
- 238000005859 coupling reaction Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 abstract description 7
- 230000005540 biological transmission Effects 0.000 description 8
- 230000000694 effects Effects 0.000 description 6
- 238000004891 communication Methods 0.000 description 5
- 230000008054 signal transmission Effects 0.000 description 4
- 239000010409 thin film Substances 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 3
- 230000005856 abnormality Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The application provides a VBO signal port, control panel and TV set, VBO signal pair is exported to the receiving terminal of VBO signal port in this application, every VBO signal pair is including first signal line and the second signal line of mutual parallel arrangement, be provided with the resistance module between first signal line and the second signal line, the resistance module is provided with a plurality of resistances that can adjust the resistance value, different signal sources can adjust the different matching resistance of receiving terminal, improve the receptivity of receiving terminal, improve the compatibility of signal pair, in addition when finding eye diagram or signal quality on the display screen are not good, through the resistance of adjustment resistance module, reduce the error rate, write the table parameter that will adjust into in the storage medium, after the display panel starts the machine, and according to the new table of analysis result update storage medium, improve display panel's display quality.
Description
Technical Field
The invention relates to the field of image processing, in particular to a VBO signal port, a control panel and a television.
Background
V-By-One, VBO for short, is a digital interface standard technology oriented to image information transmission. The technology can support 4.0Gbps high-speed signal transmission at most, and the special coding mode avoids the time lag problem between the data and the clock of the receiving end, so the VBO technology is widely applied to the field of ultra-high definition liquid crystal televisions, and the ultra-thin and ultra-narrow televisions are possible.
In the transmission of the VBO signal, after the handshake between the Tcon board and the mainboard is successful, a display communication sequence is entered to transmit the VBO signal. The VBO signal includes a timing control signal embedded in the data signal in addition to the data signal. However, for VBO signal transmission performed in display communication after successful handshake, the timing control signal may be stochastically unstable, that is, the timing control signal in the VBO signal is unstable or exceeds the setting of the Tcon board, so that the Tcon board directly parses the data signal and the timing control signal from the VBO signal, and when displaying, the timing control signal embedded in the VBO signal is abnormal, the Tcon board cannot correctly parse image data from the received VBO signal, and meanwhile, there is no mechanism to feed back to the main board to adjust the timing control signal or retransmit the timing control signal, thereby causing abnormality in screen display.
Therefore, in the prior art, the timing control signal in the VBO signal is unstable or exceeds the setting of the Tcon board, so that the Tcon board directly parses the data signal and the timing control signal from the VBO signal for displaying, the timing control signal embedded in the VBO signal is abnormal, especially poor eye diagram effect, and phenomena such as screen splash, no image, color speckles and the like occur, the quality of the eye diagram mainly has a relationship with the input and output impedance, and good impedance matching can obtain better eye diagram effect, which needs to be improved.
Disclosure of Invention
The embodiment of the application provides a VBO signal port, a control panel and a television, and can solve the problem that a time sequence control signal in a VBO signal in the prior art is unstable or exceeds the setting of a Tcon panel, so that the Tcon panel directly analyzes a data signal and a time sequence control signal from the VBO signal, when the data signal and the time sequence control signal are displayed, the time sequence control signal embedded in the VBO signal is abnormal, especially poor eye pattern effect is caused, a flower screen appears, phenomena such as no image and color spots exist, the quality of an eye pattern is mainly matched with input and output impedance, and good impedance matching can obtain better eye pattern effect.
The embodiment of the application provides a VBO signal port, which comprises a sending end and a receiving end arranged opposite to the sending end; the VBO signal pairs are output by the receiving end, each VBO signal pair comprises a first signal line and a second signal line which are arranged in parallel, a plurality of parallel matched resistance modules are arranged between the first signal line and the second signal line and correspond to the receiving end, and switches are arranged at two ends of each resistance module in parallel.
According to a preferred embodiment of the present invention, the resistor modules include a first resistor module, a second resistor module, a third resistor module, a fourth resistor module, a fifth resistor module, and a sixth resistor module, which are connected in sequence, wherein the first resistor module, the second resistor module, and the third resistor module are arranged in parallel on one side, and the fourth resistor module, the fifth resistor module, and the sixth resistor module are arranged on the other side in an opposite manner.
According to a preferred embodiment of the present invention, two ends of the first resistance module are connected in parallel with a first switch, two ends of the second resistance module are connected in parallel with a second switch, two ends of the third resistance module are connected in parallel with a third switch, two ends of the fourth resistance module are connected in parallel with a fourth switch, two ends of the fifth resistance module are connected in parallel with a fifth switch, and two ends of the sixth resistance module are connected in parallel with a sixth switch.
According to a preferred embodiment of the present invention, the first resistor module, the second resistor module, the third resistor module, the fourth resistor module, the fifth resistor module, and the sixth resistor module are all one of 40 ohms or 10 ohms.
According to a preferred embodiment of the present invention, the VBO signal pair includes pixel data and control data, the control data includes a detection signal and a clock lock signal, the detection signal is used to determine whether the sending end is connected to the receiving end, and the clock lock signal is used to indicate whether the receiving end successfully decodes the clock signal of the sending end.
According to a preferred embodiment of the present invention, the pixel data is transmitted by ac coupling, and the pixel data is connected to the display panel screen end receiving module.
According to a preferred embodiment of the present invention, the resistor module includes at least one component selected from a resistor, a capacitor, and an inductor.
According to the VBO signal port, an embodiment of the present application further provides a control panel, where the control panel includes the VBO signal port, a TCON chip, a storage medium, and a power supply module, where the VBO signal port includes a sending end and a receiving end arranged opposite to the sending end, the sending end is configured to receive a video signal sent by a front-end video decoding chip, the receiving end transmits pixel data in the video signal to a display panel screen receiving module in a VBO signal pair manner, converts a pixel voltage in the pixel data into a digital signal, and transmits the digital signal to the TCON chip, the TCON chip is configured to compare the digital signal with a preset threshold, and if the digital signal is greater than the preset threshold, it is determined that the pixel data sent by the VBO signal port is abnormal, and by adjusting a resistance value of a resistance module between the receiving end VBO signal pair, until the digital signal is smaller than the preset threshold value, the TCON chip calls a table corresponding to the resistance value and writes the table into the storage medium, the TCON chip calls the table in the storage medium in an updated state when the control board is started next time, and the power supply module provides electric energy for the VBO signal port, the TCON chip and the storage medium.
According to a preferred embodiment of the present invention, the receiving end is further provided with a digital-to-analog conversion module, and the digital-to-analog conversion module converts a voltage in pixel data in the VBO signal pair into a digital signal and transmits the digital signal to a TCON chip in a control board.
According to the purpose of the invention, the application also provides a television comprising the control panel.
The invention has the beneficial effects that: the application provides a VBO signal port, a control panel and a television, wherein a receiving end of the VBO signal port outputs VBO signal pairs, each VBO signal pair comprises a first signal line and a second signal line which are arranged in parallel, a resistance module is arranged between the first signal line and the second signal line, the resistance module is provided with a plurality of resistors capable of adjusting the resistance values, different signal sources can realize transmission by adjusting different matching resistors of the receiving end, the compatibility of the signal pairs is improved, the receiving end is also provided with a digital-to-analog conversion module, the digital-to-analog conversion module converts the voltage in pixel data of the VBO signal pairs into digital signals and transmits the digital signals to a TCON chip in the control panel, if the digital signals are larger than a preset threshold value, the pixel data sent by the VBO signal port is determined to be abnormal, and the control panel can stop providing power or alarming for the VBO signal port, and in addition, when the eye pattern or the signal quality on the display screen is not good, the error rate is reduced by adjusting the resistance value of the resistance module, the adjusted table parameters are written into the storage medium, and after the display panel is started, a new table of the storage medium is updated according to the analysis result, so that the display quality of the display panel is improved.
Drawings
In order to illustrate the embodiments or the technical solutions in the prior art more clearly, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the invention, and it is obvious for a person skilled in the art that other drawings can be obtained according to these drawings without creative efforts.
Fig. 1 is a schematic diagram of signals of a transmitting end and a receiving end of a VBO signal port according to an embodiment of the present disclosure.
FIG. 2 is a diagram illustrating a pair of signal pairs in a VBO signal port in the prior art.
FIG. 3 is a schematic diagram of a pair of signal pairs in a VBO signal port according to an embodiment of the present disclosure.
Detailed Description
The following description of the various embodiments refers to the accompanying drawings that illustrate specific embodiments in which the invention may be practiced. The directional terms mentioned in the present invention, such as [ upper ], [ lower ], [ front ], [ rear ], [ left ], [ right ], [ inner ], [ outer ], [ side ], are only referring to the directions of the attached drawings. Accordingly, the directional terms used are used for explanation and understanding of the present invention, and are not used for limiting the present invention. In the drawings, elements having similar structures are denoted by the same reference numerals, and broken lines in the drawings indicate that the elements do not exist in the structures, and only the shapes and positions of the structures are explained.
Aiming at the problem that the time sequence control signal in the VBO signal is unstable or exceeds the setting of the Tcon board in the prior art, the data signal and the time sequence control signal are directly analyzed by the Tcon board from the VBO signal so that when the data signal and the time sequence control signal are displayed, the time sequence control signal embedded in the VBO signal is abnormal, particularly poor eye pattern effect, screen splash, no image, color spots and the like are generated, the quality of the eye pattern is mainly matched with the input and output impedance, and good impedance matching can obtain good eye pattern effect.
As shown in fig. 1, the present embodiment provides a sending end signal and a receiving end signal of a VBO signal port, where v-by-one (VBO) becomes a signal transmission interface standard applicable to a flat panel display, has the advantages of high transmission quality, high transmission speed, cost saving, installation space saving, and the like, and is widely applied to the fields of office equipment such as a display device and a multifunction printer, vehicle-mounted entertainment equipment, a robot, a security system, and the like, and especially for an ultra high definition (UD) display device, a VBO interface is generally used as an interface for communication between a core board and a control board (e.g., a TCON board).
The VBO signal is a high frequency differential signal, has no separate clock signal, but transmits a clock signal and a data signal separately at different times, and has a specific communication mechanism. In the VBO signal communication mechanism, first, a transmitting end (e.g., a core board) of the VBO may transmit a clock signal to a receiving end (e.g., a control board) of the VBO according to a fixed frequency, and the receiving end of the VBO receives the clock signal and locks a transmission frequency of data transmitted by the transmitting end of the VBO based on the clock signal.
In this embodiment, the VBO signal port includes a transmitting end, a receiving end disposed opposite to the transmitting end, and an adjusting module disposed between the transmitting end and the receiving end, where the adjusting module at least includes one element of a capacitor, a resistor, and an inductor, for example, the VBO signal port is provided with a transmitting end TX0n, TX0p, …, TXNp, HTPDN, and LOCKN at a generating end, the VBO signal port is correspondingly provided with an RX0n, RX0p, …, RXNp, HTPDN, and LOCKN at the receiving end, the receiving end transmits pixel data in the video signal to the receiving module at the display panel screen end in a VBO signal pair manner, the same signal is transmitted by using two signal lines to form a loop, so as to improve the anti-interference capability of signal transmission of the VBO signal port, one signal line has a problem, the other signal line can still transmit signals, each signal line is provided with an adjusting module, and the transmitting end TX0n, TX0, another signal line, An adjusting module S0n is arranged between TX0p and receiving terminals RX0n and RX0p, the adjusting module S0n comprises 4 capacitors and two fixed value resistors, a first fixed value resistor is arranged between a transmitting terminal TX0n and the receiving terminal RX0n, two sides of the first fixed value resistor are respectively provided with one capacitor, a first fixed value resistor is also arranged between a transmitting terminal TX1n and the receiving terminal RX1n, and two sides of the first fixed value resistor are respectively provided with one capacitor. In the embodiment, the pixel data and the control signal are transmitted to the receiving end through the VBO signal port transmitting end and then transmitted to the display panel screen end receiving module through the receiving end, the pixel signal is transmitted through each channel in an alternating current coupling mode, and the number of channels required by the pixel signal depends on the resolution, the color depth and the frame rate of the display panel. The control signal comprises a detection signal HTPDN (Hot Plug Detect signal) and a Clock lock signal LOCKN (Lock Clock negative), wherein the detection signal HTPDN is used for judging whether the receiving terminal is connected with the sending terminal, and the Clock lock signal LOCKN is used for indicating whether the receiving terminal successfully decodes the Clock signal transmitted by the sending terminal through CDR.
As shown in fig. 2, in a prior art, a pair of signal pairs in a VBO signal port is schematically illustrated, a transmitting end and a receiving end are provided with a VBO signal pair, the VBO signal pair includes a first signal line L1 and a second signal line L2 that are arranged in parallel, two second constant value resistors Sn1 are connected between the first signal line L1 and the second signal line L2 corresponding to a transmitting end position, a pixel signal and a control signal are input from sources of a first thin film transistor T1 and a second thin film transistor T2, a third thin film transistor T3 is used as a detection thin film transistor, an adjusting module Sn +, which is 4 capacitors and two third constant value resistors, is arranged between the first signal line L1 and the second signal line L2 corresponding to a transmitting end position and a receiving end position, the first signal line L1 is provided with two capacitors and one third constant value resistor, the second signal line L2 is provided with two capacitors and one third constant value resistor, two fourth constant value resistors are arranged between the first signal line L1 and the second signal line L2 corresponding to the receiving end positions, the first signal line L1 and the second signal line L2 are respectively connected to two pins of the triode, and then the other pin of the triode outputs a decoded signal. Because the receiving end needs to receive pixel signals with different frequencies, different pixel signals need to be matched with different resistance values, and the output VBO signal is probabilistically unstable due to the single resistance value, that is, a time sequence control signal in the VBO signal is unstable or exceeds the setting of a Tcon board, the receiving capability of the receiving end in a VBO signal port is limited, and improvement is needed.
As shown in fig. 3, in the present embodiment, a pair of signal pairs in a VBO signal port is provided, in this embodiment, a plurality of parallel resistance modules are arranged between receiving ends of a VBO signal, two ends of each resistance module are provided with switches in parallel, and the number of the resistance modules may be two or more than two, in this embodiment, the resistance modules are arranged to include a first resistance module S1, a second resistance module S2, a third resistance module S3, a fourth resistance module S4, a fifth resistance module S5, and a sixth resistance module S6 that are connected in sequence, where the first resistance module S1, the second resistance module S2, and the third resistance module S3 are arranged in parallel on one side, and the fourth resistance module S4, the fifth resistance module S5, and the sixth resistance module S6 are arranged on the other side relatively. The two ends of a first resistance module S1 are connected with a first switch K1 in parallel, the two ends of a second resistance module S2 are connected with a second switch K2 in parallel, the two ends of a third resistance module S3 are connected with a third switch K3 in parallel, the two ends of a fourth resistance module S4 are connected with a fourth switch K4 in parallel, the two ends of a fifth resistance module S5 are connected with a fifth switch K5 in parallel, and the two ends of a sixth resistance module S6 are connected with a sixth switch K6 in parallel. The first resistor module S1, the second resistor module S2, the third resistor module S3, the fourth resistor module S4, the fifth resistor module S5, and the sixth resistor module S6 all have a resistance of 40 ohms or 10 ohms. In this embodiment, the parallel impedance matching is also called "terminal impedance matching", and is generally used at an input/output interface end, which mainly refers to impedance matching with a transmission cable, for example, the matching resistance of the input end of a category 5 twisted pair used for OBV and RS422/485 is 100-120 Ω; the video signal has a matching resistance of 75 Ω or 50 Ω using a coaxial cable and 300 Ω using a flat cable. The resistance value of the parallel matching resistor is related to the medium of the transmission cable and is not related to the length, and the parallel matching resistor also has the main functions of preventing signal reflection, reducing self-oscillation and improving the receiving capability of a receiving end in a VBO signal port.
As long as the corresponding switch is selected to be conducted, the unmatched resistance values can be formed, the signal pair output of different signal sources is realized, and the compatibility of the signal pair is improved. The implementation can also refine and set N resistance module combinations, the larger the value of N is, the better the value is, and the higher the precision of adjusting the resistance value is, wherein N is greater than or equal to 2. If the eye pattern or signal quality of the display screen of the display panel is poor, the corresponding eye pattern and signal quality can be improved by adjusting the resistor, so that the product meets the requirements. And the error rate corresponding to VBO can be read through TCON to judge whether the eye pattern and the signal quality are good or not. The error rate refers to that before starting, the VBO sending port sends a corresponding test sequence according to a protocol to test the signal quality (whether the channel is good or bad), if the error rate is not 0, the Tcon is gradually changed towards one direction, if the signal quality is worse, the resistance adjustment in the direction is stopped, the adjustment is performed from the other direction, if the error rate is 0, the OK is adjusted, the corresponding table parameter is stored in a storage medium, and the VBO sending port is used for subsequent startup.
According to the VBO signal port, the present application further provides a control panel, which includes the VBO signal port, a TCON chip, a storage medium, and a power supply module, where the VBO signal port includes a transmitting end and a receiving end arranged opposite to the transmitting end, the transmitting end is configured to receive a video signal transmitted by a front-end video decoding chip, the receiving end transmits pixel data in the video signal to a display panel screen receiving module in a VBO signal pair manner, and converts a pixel voltage in the pixel data into a digital signal through a digital-to-analog conversion module, and transmits the digital signal to the TCON chip, the TCON chip is configured to compare the digital signal with a preset threshold, and if the digital signal is greater than the preset threshold, it is determined that the pixel data transmitted by the VBO signal port is abnormal, and a resistance value of a resistance module on both sides of the receiving end is not adjusted, and until the digital signal is smaller than the preset threshold value, the TCON chip reads the table corresponding to the resistance value and writes the table into the storage medium, and the power supply module supplies power to the VBO signal port, the TCON chip and the storage medium.
According to the control panel, the application also provides a television comprising the control panel.
The application provides a VBO signal port, a control panel and a television, wherein a receiving end of the VBO signal port outputs VBO signal pairs, each VBO signal pair comprises a first signal line and a second signal line which are arranged in parallel, a resistance module is arranged between the first signal line and the second signal line, the resistance module is provided with a plurality of resistors capable of adjusting the resistance values, different signal sources can adjust different matching resistors of the receiving end, the receiving capability of the receiving end is improved, the compatibility of the signal pairs is improved, the receiving end is provided with a digital-to-analog conversion module, the digital-to-analog conversion module converts the voltage in pixel data of the VBO signal pairs into digital signals and transmits the digital signals to a TCON chip in the control panel, if the digital signals are larger than a preset threshold value, the pixel data sent by the VBO signal port is determined to be abnormal, and the control panel can stop providing power or alarming for the VBO signal port, and in addition, when the eye pattern or the signal quality on the display screen is not good, the error rate is reduced by adjusting the resistance value of the resistance module, the adjusted table parameters are written into the storage medium, and after the display panel is started, a new table of the storage medium is updated according to the analysis result, so that the display quality of the display panel is improved.
In summary, although the present invention has been described with reference to the preferred embodiments, the above-described preferred embodiments are not intended to limit the present invention, and those skilled in the art can make various changes and modifications without departing from the spirit and scope of the present invention, therefore, the scope of the present invention shall be determined by the appended claims.
Claims (8)
1. A VBO signal port is characterized by comprising a sending end and a receiving end arranged opposite to the sending end; the receiving end outputs VBO signal pairs, each VBO signal pair comprises a first signal line and a second signal line which are arranged in parallel, a plurality of parallel matched resistance modules are arranged between the first signal line and the second signal line corresponding to the receiving end, and two ends of each resistance module are connected with a switch in parallel; the receiving end transmits pixel data in video signals to a display panel screen end receiving module in a VBO signal pair mode, and the same video signals are transmitted by adopting two signal lines to form a loop;
the resistance module comprises a first resistance module, a second resistance module, a third resistance module, a fourth resistance module, a fifth resistance module and a sixth resistance module which are connected in sequence, wherein the first resistance module, the second resistance module and the third resistance module are arranged on one side in parallel, and the fourth resistance module, the fifth resistance module and the sixth resistance module are arranged on the other side oppositely;
the two ends of the first resistance module are connected with a first switch in parallel, the two ends of the second resistance module are connected with a second switch in parallel, the two ends of the third resistance module are connected with a third switch in parallel, the two ends of the fourth resistance module are connected with a fourth switch in parallel, the two ends of the fifth resistance module are connected with a fifth switch in parallel, and the two ends of the sixth resistance module are connected with a sixth switch in parallel;
the receiving end is further configured to convert a pixel voltage in the pixel data into a digital signal and transmit the digital signal to a TCON chip, the TCON chip is configured to compare the digital signal with a preset threshold, if the digital signal is greater than the preset threshold, it is determined that the pixel data sent by the VBO signal port is abnormal, and the TCON chip calls a table corresponding to a resistance value by adjusting the resistance value of the resistance module between the pair of VBO signals of the receiving end until the digital signal is less than the preset threshold.
2. The VBO signal port of claim 1, wherein the first, second, third, fourth, fifth, and sixth resistance modules are each one of 40 ohms or 10 ohms.
3. The VBO signal port of claim 1, wherein the VBO signal pair comprises pixel data and control data, the control data comprises a detection signal and a clock lock signal, the detection signal is used to determine whether the sender is connected to the receiver, and the clock lock signal is used to indicate whether the receiver successfully decodes the clock signal of the sender.
4. The VBO signal port of claim 3, wherein the pixel data is transmitted via AC coupling and the pixel data is coupled to a display panel screen receiving module.
5. The VBO signal port of claim 1, wherein the resistive module comprises at least one of a resistor, a capacitor, and an inductor.
6. A control panel, comprising the VBO signal port according to any one of claims 1 to 5, a TCON chip, a storage medium, and a power supply module, wherein the VBO signal port comprises a transmitting end and a receiving end arranged opposite to the transmitting end, the transmitting end is configured to receive a video signal transmitted by a front-end video decoding chip, the receiving end transmits pixel data in the video signal to a display panel screen end receiving module in a VBO signal pair manner, converts pixel voltage in the pixel data into a digital signal, and transmits the digital signal to the TCON chip, the TCON chip is configured to compare the digital signal with a preset threshold, if the digital signal is greater than the preset threshold, it is determined that the pixel data transmitted by the VBO signal port is abnormal, and by adjusting a resistance value of a resistance module between the receiving end VBO signal pair, until the digital signal is smaller than the preset threshold value, the TCON chip calls a table corresponding to the resistance value and writes the table into the storage medium, the TCON chip calls the table in the storage medium in an updated state when the control board is started next time, and the power supply module provides electric energy for the VBO signal port, the TCON chip and the storage medium.
7. The control board according to claim 6, wherein the receiving end is further provided with a digital-to-analog conversion module, and the digital-to-analog conversion module converts a voltage in pixel data in the VBO signal pair into a digital signal and transmits the digital signal to a TCON chip in the control board.
8. A television set comprising a control panel as claimed in any one of claims 6 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010066803.2A CN111243552B (en) | 2020-01-20 | 2020-01-20 | VBO signal port, control panel and TV set |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010066803.2A CN111243552B (en) | 2020-01-20 | 2020-01-20 | VBO signal port, control panel and TV set |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111243552A CN111243552A (en) | 2020-06-05 |
| CN111243552B true CN111243552B (en) | 2021-06-01 |
Family
ID=70869770
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010066803.2A Active CN111243552B (en) | 2020-01-20 | 2020-01-20 | VBO signal port, control panel and TV set |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111243552B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112017581B (en) * | 2020-09-03 | 2022-02-22 | Tcl华星光电技术有限公司 | Differential signal interface and display device using same |
| CN115547248B (en) * | 2022-01-18 | 2023-09-26 | 荣耀终端有限公司 | Display driver chip, impedance matching method and terminal |
| CN119763460A (en) * | 2023-09-27 | 2025-04-04 | 荣耀终端股份有限公司 | Signal transmission circuits and electronic equipment |
| CN118503173A (en) * | 2023-12-25 | 2024-08-16 | 荣耀终端有限公司 | Eye diagram adjustment method, circuit, electronic device and readable storage medium |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202159271U (en) * | 2011-08-16 | 2012-03-07 | 北京阿尔泰科技发展有限公司 | Device capable of automatically selecting CAN bus terminating resistor |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6545534B1 (en) * | 2001-02-13 | 2003-04-08 | Analog Devices, Inc. | Low voltage variable gain amplifier with constant input impedance and adjustable one-pole filtering characteristic |
| CN101751902B (en) * | 2009-12-24 | 2011-12-14 | 北京时代民芯科技有限公司 | LVDS receiving circuit with adjustable resistor |
| CN102158662A (en) * | 2011-04-15 | 2011-08-17 | 中国科学院长春光学精密机械与物理研究所 | Image data transmission circuit of satellite-borne high-resolution CCD (Charge Coupled Device) camera |
| KR20140007698A (en) * | 2012-07-10 | 2014-01-20 | 삼성전자주식회사 | Hdmi signal adjustment method, hdmi signal receiving apparatus, hdmi signal transmitting apparatus and hdmi signal processing system |
| CN108924459B (en) * | 2018-08-06 | 2021-04-13 | 上海顺久电子科技有限公司 | Output interface circuit and device |
-
2020
- 2020-01-20 CN CN202010066803.2A patent/CN111243552B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202159271U (en) * | 2011-08-16 | 2012-03-07 | 北京阿尔泰科技发展有限公司 | Device capable of automatically selecting CAN bus terminating resistor |
Non-Patent Citations (1)
| Title |
|---|
| THCV217 and THCV218;THine Electronics;《http://www.thinechina.com.cn/product/?id=v-by-one-r》;20161231;1-16、31 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111243552A (en) | 2020-06-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111243552B (en) | VBO signal port, control panel and TV set | |
| US8024760B2 (en) | Video switch | |
| US8321732B2 (en) | DVI link with parallel test data | |
| JPH0779365B2 (en) | Interface subsystem applicable to multiple interface standards | |
| US11368650B2 (en) | Dynamic direction control in active cable | |
| CN110827782A (en) | Drive circuit and liquid crystal display device | |
| CN112017581B (en) | Differential signal interface and display device using same | |
| CN108735179B (en) | Display driving device, display driving assembly and display device | |
| CN217563710U (en) | MIPI signal extender | |
| US6744779B1 (en) | Data processing system | |
| CN113870747B (en) | Adapter plate and point screen system | |
| KR20020059976A (en) | Signal distributor of LCD | |
| CN111565272A (en) | Device and method for long-distance transmission of camera data through parallel bus | |
| US12101207B2 (en) | Communication apparatus and associated method | |
| JP3717810B2 (en) | Image signal transmission system | |
| CN212413302U (en) | Multichannel high definition video DVI signal distributor | |
| CN211830928U (en) | Device for long-distance transmission of camera data by parallel bus | |
| US20110161532A1 (en) | Transceiver for wired serial communication | |
| KR102766665B1 (en) | Data transmitting circuit and display apparatus having the same | |
| CN221263860U (en) | VbyOne high-speed serial video transmission circuit | |
| CN212278347U (en) | Video transmission card and video processing apparatus | |
| CN220569160U (en) | DP line sequence switching device and vehicle-mounted screen throwing system | |
| CN219246357U (en) | Time sequence controller, display system and terminal equipment | |
| KR20090047798A (en) | Image processing apparatus and control method | |
| CN110798629A (en) | Method for realizing matrix output channel multiplication by using signal equalizer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |