[go: up one dir, main page]

CN111025130A - A SMT detection method for multi-layer interconnected FPC - Google Patents

A SMT detection method for multi-layer interconnected FPC Download PDF

Info

Publication number
CN111025130A
CN111025130A CN202010013513.1A CN202010013513A CN111025130A CN 111025130 A CN111025130 A CN 111025130A CN 202010013513 A CN202010013513 A CN 202010013513A CN 111025130 A CN111025130 A CN 111025130A
Authority
CN
China
Prior art keywords
pad
main
auxiliary
test
connection pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010013513.1A
Other languages
Chinese (zh)
Other versions
CN111025130B (en
Inventor
向勇
胡高强
曾产
税晓明
覃逸龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhuhai Zhongjing Yuansheng Electronic Technology Co Ltd
University of Electronic Science and Technology of China
Original Assignee
ZHUHAI TOPSUN ELECTRONIC TECHNOLOGY CO LTD
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZHUHAI TOPSUN ELECTRONIC TECHNOLOGY CO LTD, University of Electronic Science and Technology of China filed Critical ZHUHAI TOPSUN ELECTRONIC TECHNOLOGY CO LTD
Priority to CN202010013513.1A priority Critical patent/CN111025130B/en
Publication of CN111025130A publication Critical patent/CN111025130A/en
Application granted granted Critical
Publication of CN111025130B publication Critical patent/CN111025130B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/281Specific types of tests or tests for a specific type of fault, e.g. thermal mapping, shorts testing
    • G01R31/2812Checking for open circuits or shorts, e.g. solder bridges; Testing conductivity, resistivity or impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

The SMT detection method for the multilayer interconnected FPC, provided by the invention, has the advantages of simple steps, convenience and rapidness in operation and good safety isolation effect on circuits on the board. The method comprises the following steps: a. at least two main test PADs (3) and auxiliary test PADs (4) which are correspondingly superposed one by one are respectively arranged at the periphery of the main connection PAD and the auxiliary connection PAD; b. the main test PAD and the main connection PAD and the auxiliary test PAD and the auxiliary connection PAD are arranged in an isolated non-electrical connection mode; c. a resistance testing device (5) is connected between the main testing PAD and the auxiliary testing PAD to read the resistance value between the main testing PAD and the auxiliary testing PAD; d. and c, comparing the resistance value measured in the step c with the known resistance value under the normal welding condition, and judging whether the PAD welding is abnormal or not. The invention is used in the field of circuit boards.

Description

SMT detection method for multilayer interconnected FPC
Technical Field
The invention relates to the field of circuit board detection, in particular to an SMT detection method for a multilayer interconnected FPC (flexible printed circuit).
Background
SMT (abbreviation of Surface Mounted Technology) is an abbreviation for Surface mount Technology. With the development of electronic technology, especially small electronic products, circuit boards, especially FPC boards (flexible circuit boards) that can save space, are increasingly used. FPCs have also evolved into multi-layer interconnect structures. At present, the connection between the FPC and the FPC is generally realized by external electrical connection to achieve electrical conduction. However, this method requires a large space and is difficult to mass-produce in a very small space. The above problems are well solved by SMT technology. In the current SMT chip mounting technology, after the chip mounting is completed, the welding conduction operation between the pads needs to be performed. After the SMT soldering of the multi-layer FPC is completed, a cold solder or incomplete solder (soldering defect) may occur due to the maturity of the technology and problems of the operator or the automatic soldering apparatus. Therefore, it is necessary to check the connection state of the multi-layer FPC after soldering. At present, the welded FPC is generally directly subjected to pad electrifying detection. However, the mode has potential safety hazards, for example, due to the welding problems, the whole electrified FPC board has short circuit or other faults, and the whole FPC board has more faults or even is scrapped. At present, no effective method is available for ensuring the welding quality of the welding pad of the FPC rapidly under the condition of ensuring the safety of the FPC product.
Disclosure of Invention
The invention aims to overcome the defects of the prior art and provide the SMT detection method for the multilayer interconnected FPC, which has simple steps, is convenient and fast to operate and plays a good role in safely isolating circuits on a board.
The technical scheme adopted by the invention is as follows: in the method of the present invention, the multilayer interconnected FPC includes a main FPC provided with a main connection PAD (PAD) and at least one auxiliary FPC provided with an auxiliary connection PAD, the main connection PAD and the auxiliary connection PAD are correspondingly fitted, and the method includes the steps of:
a. at least two main test PADs and at least two auxiliary test PADs which are correspondingly superposed one by one at the positions of the main FPC and the auxiliary FPC after the main FPC and the auxiliary FPC are jointed are respectively arranged at the peripheries of the main connection PADs and the auxiliary connection PADs;
b. the main test PAD and the main connection PAD and the auxiliary test PAD and the auxiliary connection PAD are arranged in an isolated non-electrical connection mode, and the set distance of each main test PAD relative to the main connection PAD and the set distance of each auxiliary test PAD relative to the auxiliary connection PAD are fixed values;
c. connecting a resistance testing device between the main testing PAD and the auxiliary testing PAD, and reading the resistance value between the main testing PAD and the auxiliary testing PAD through the resistance testing device;
d. and c, comparing the resistance value measured by the resistance testing device in the step c with the known resistance value under the normal welding condition, judging that the PAD welding abnormity exists when the resistance value measured by the resistance testing device is larger than the known resistance value under the normal welding condition, and if not, indicating that the welding is normal.
According to the scheme, when the PADs of the FPC are detected, the main test PADs and the auxiliary test PADs which are coincided one by one in a one-to-one correspondence mode are respectively arranged on the peripheries of the main connection PADs and the auxiliary connection PADs on the FPC, and the main test PADs and the main connection PADs and the auxiliary test PADs and the auxiliary connection PADs are in isolated non-electrical connection arrangement, so that the test PADs are isolated from the original main connection PADs and the original auxiliary connection PADs on the PFC; the setting distance of each main test PAD relative to the main connection PAD and the setting distance of each auxiliary test PAD relative to the auxiliary connection PAD are fixed values, this ensures that the distance between the main test PAD and the main connection PAD, and the distance between the auxiliary test PAD and the auxiliary connection PAD are a standard fixed value, and by detecting the alignment conduction condition between the main test PAD and the auxiliary test PAD, according to the determined position relationship between the main test PAD and the main connection PAD, and the auxiliary test PAD and the auxiliary connection PAD, the alignment conduction condition of the main connection PAD and the auxiliary connection PAD can be determined, by detecting the resistance value between the main test PAD and the auxiliary test PAD and comparing with the known standard resistance value, the method has the advantages that the welding quality can be determined, so that the method has simple steps and convenient operation, plays a good role in safety isolation on circuits on the board, and ensures the connection of the main connection PAD and the auxiliary connection PAD and the safety of the circuits inside the main FPC and the auxiliary FPC.
Further, the number of the main test PADs and the number of the auxiliary test PADs are set to be four, the four main test PADs are respectively arranged in four mutually perpendicular directions of the main connection PADs, and the four auxiliary test PADs are arranged in four mutually perpendicular directions of the auxiliary connection PADs.
The above scheme is visible, through setting up four main test PADs and assisting the test PAD, and set up these four test PADs respectively on four mutually perpendicular's of corresponding connection PAD directions to guaranteed that the connection PAD is located the central point that is enclosed by four test PADs all the time and put, through the relation of switching on that detects the test PAD, can guarantee accurately that main connection PAD and assistance connect the relation of switching on between PAD, make the test result more accurate.
Still further, the resistance testing device is a customized high-precision resistance testing device or a high-precision multimeter.
The scheme can be seen, the customized high-precision resistance testing equipment or the high-precision multimeter and the like are adopted to detect the resistance value between the main testing PAD and the auxiliary testing PAD, and the detection precision is guaranteed.
Drawings
FIG. 1 is a schematic diagram of a PAD design of a conventional FPC of the prior art;
fig. 2 is a simplified structural diagram of a PAD on the main FPC;
FIG. 3 is a simplified schematic diagram of the alignment and matching of PADs of the main FPC and the auxiliary FPC;
fig. 4 is a simple connection diagram of the resistance testing device.
Detailed Description
As shown in fig. 2 to 4, the multi-layer interconnection FPC of the present invention includes a main FPC1 provided with main connection PADs and at least one auxiliary FPC2 provided with auxiliary connection PADs, and the main connection PADs and the auxiliary connection PADs are correspondingly fitted and attached. The testing procedure of the multilayer interconnected FPC is as follows.
a. And at least two main test PADs 3 and auxiliary test PADs 4 which are correspondingly superposed one by one at the positions of the main FPC1 and the auxiliary FPC2 after being jointed are respectively arranged at the peripheries of the main connection PAD and the auxiliary connection PAD.
b. The main test PAD3 with between the main PAD of connecting and the auxiliary test PAD4 with between the auxiliary PAD of connecting be isolated no electric connection setting, every the main test PAD3 is relative the main distance of connecting the PAD with every the auxiliary test PAD4 is relative the distance of setting of auxiliary connection PAD is fixed value.
c. A resistance test device 5 is switched in between the main test PAD3 and the auxiliary test PAD4, the resistance value between the main test PAD3 and the auxiliary test PAD4 being read by the resistance test device 5. Here, the resistance testing device 5 is a customized high-precision resistance testing apparatus or a high-precision multimeter. At present, customized resistance testing equipment is a conventional choice, and high-precision resistance testing equipment can be purchased and obtained from general resistance testing equipment manufacturers.
d. And c, comparing the resistance value measured by the resistance testing device 5 in the step c with the known resistance value under the normal welding condition, and when the resistance value measured by the resistance testing device 5 is larger than the known resistance value under the normal welding condition, judging that the PAD welding is abnormal, and if not, indicating that the welding is normal.
As shown in fig. 2, the number of the main test PAD3 and the auxiliary test PAD4 is set to four, four main test PADs 3 are respectively disposed in four mutually perpendicular directions of the main connection PADs, and four auxiliary test PADs 4 are disposed in four mutually perpendicular directions of the auxiliary connection PADs. Of course, in this embodiment, the number of the main test PADs 3 and the auxiliary test PADs 4 may also be set to other numbers, such as three, five, six, etc., depending on the specific PAD arrangement on the main FPC and the auxiliary FPC.
On the main FPC1, the main connection PAD includes an input main connection PAD6 and an output main connection PAD7, and the main test PAD3 is disposed at the periphery of both the input main connection PAD6 and the output main connection PAD 7. On assisting FPC2, the supplementary PAD of connecting includes that the output is assisted and is connected PAD8 and the PAD9 is assisted in the input, the PAD8 is assisted in the output with the periphery that the PAD9 was assisted in the input all is provided with assist test PAD4, input owner connect PAD6 with the output is assisted and is connected PAD8 looks adaptation laminating and this cooperation department main test PAD3 with assist test PAD4 one-to-one coincidence. The output main connection PAD7 is in fit with the input auxiliary connection PAD9, and the main test PAD3 and the auxiliary test PAD4 at the matched position are in one-to-one correspondence coincidence. The input main connection PAD6 and the output main connection PAD7 are respectively configured to be in matching connection with an input port and an output port of a circuit in the main FPC1, and the output auxiliary connection PAD8 and the input auxiliary connection PAD9 are respectively configured to be in matching connection with an output port and an input port of a circuit in the auxiliary FPC 2. The number of the input main connection PAD6, the output main connection PAD7, the output auxiliary connection PAD8 and the input auxiliary connection PAD9 is set to be identical.
According to the invention, the main test PAD and the auxiliary test PAD which are coincided one by one correspondingly are respectively arranged on the peripheries of the main connection PAD and the auxiliary connection PAD on the FPC, and the main test PAD and the main connection PAD and the auxiliary test PAD are arranged in an isolated manner, so that no electrical connection relation is generated between the main test PAD and the main connection PAD and between the auxiliary test PAD and the auxiliary connection PAD. And the setting distance of each main test PAD relative to the main connection PAD and the setting distance of each auxiliary test PAD relative to the auxiliary connection PAD are fixed values, so that the distance between the main test PAD and the main connection PAD and the distance between the auxiliary test PAD and the auxiliary connection PAD are fixed values of a standard, the alignment conduction condition of the main connection PAD and the auxiliary connection PAD can be determined by detecting the alignment conduction condition between the main test PAD and the auxiliary test PAD according to the determined position relation between the main test PAD and the main connection PAD and the determined position relation between the auxiliary test PAD and the auxiliary connection PAD, and the connection of the main connection PAD and the auxiliary connection PAD and the safety of the internal circuits of the main FPC and the auxiliary FPC are ensured.
The foregoing is merely a preferred embodiment of the invention and is not intended to limit the invention in any manner; those of ordinary skill in the art can readily practice the present invention as described herein; however, those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiments as a basis for designing or modifying other structures for carrying out the same purposes of the present invention; meanwhile, any changes, modifications, and evolutions of the equivalent changes of the above embodiments according to the actual techniques of the present invention are still within the protection scope of the technical solution of the present invention.

Claims (3)

1.一种用于多层互联FPC的SMT检测方法,在该方法中,所述多层互联FPC包括设置有主连接PAD的主FPC(1)和至少一层设置有辅连接PAD的辅FPC(2),所述主连接PAD和所述辅连接PAD对应适配贴合,其特征在于,该方法包括以下步骤:1. An SMT detection method for a multi-layer interconnected FPC, wherein the multi-layer interconnected FPC comprises a main FPC (1) provided with a main connection PAD and at least one layer of auxiliary FPCs provided with an auxiliary connection PAD (2), the main connection PAD and the auxiliary connection PAD are adapted to fit, and it is characterized in that, the method includes the following steps: a.在所述主连接PAD和所述辅连接PAD的外围分别设置至少两个在所述主FPC(1)和所述辅FPC(2)贴合后位置一一对应重合的主测试PAD(3)和辅测试PAD(4);a. On the periphery of the main connection PAD and the auxiliary connection PAD, respectively set at least two main test PADs ( 3) and auxiliary test PAD (4); b.所述主测试PAD(3)与所述主连接PAD之间及所述辅测试PAD(4)与所述辅连接PAD之间均为隔离式无电性连接设置,每个所述主测试PAD(3)相对所述主连接PAD的设置距离与每个所述辅测试PAD(4)相对所述辅连接PAD的设置距离为固定值;b. Both the main test PAD (3) and the main connection PAD and between the auxiliary test PAD (4) and the auxiliary connection PAD are all isolated non-electrical connection settings. The setting distance of the test PAD (3) relative to the main connection PAD and the setting distance of each auxiliary test PAD (4) relative to the auxiliary connection PAD are fixed values; c.在所述主测试PAD(3)与所述辅测试PAD(4)之间接入电阻测试装置(5),通过所述电阻测试装置(5)读取所述主测试PAD(3)与所述辅测试PAD(4)之间的电阻值;c. Connect a resistance test device (5) between the main test PAD (3) and the auxiliary test PAD (4), and read the main test PAD (3) and the main test PAD (3) through the resistance test device (5). The resistance value between the auxiliary test PAD (4); d.将步骤c所述电阻测试装置(5)测得的电阻值与已知的焊接正常情况下的电阻值相比较,当所述电阻测试装置(5)测得的电阻值大于已知的焊接正常情况下的电阻值,则判断存在PAD焊接异常的情况,如否,则表示焊接正常。d. Compare the resistance value measured by the resistance test device (5) in step c with the known resistance value under normal welding conditions, when the resistance value measured by the resistance test device (5) is greater than the known resistance value If the resistance value under normal welding conditions, it is judged that there is abnormal PAD welding, if not, it means that the welding is normal. 2.根据权利要求1所述的一种用于多层互联FPC的SMT检测方法,其特征在于:所述主测试PAD(3)和所述辅测试PAD(4)的数目均设置为四个,四个所述主测试PAD(3)分别设置在所述主连接PAD的四个相互垂直的方向上,四个所述辅测试PAD(4)设置在所述辅连接PAD的四个相互垂直的方向上。2. The SMT detection method for multi-layer interconnection FPC according to claim 1, wherein the number of the main test PAD (3) and the auxiliary test PAD (4) is set to four , the four main test PADs (3) are respectively arranged in the four mutually perpendicular directions of the main connection PAD, and the four auxiliary test PADs (4) are arranged in the four mutually perpendicular directions of the auxiliary connection PAD direction. 3.根据权利要求1所述的一种用于多层互联FPC的SMT检测方法,其特征在于:所述电阻测试装置(5)为定制的高精度电阻测试设备或高精度万用表。3 . The SMT detection method for multi-layer interconnected FPC according to claim 1 , wherein the resistance testing device ( 5 ) is a customized high-precision resistance testing device or a high-precision multimeter. 4 .
CN202010013513.1A 2020-01-07 2020-01-07 A SMT detection method for multi-layer interconnected FPC Active CN111025130B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010013513.1A CN111025130B (en) 2020-01-07 2020-01-07 A SMT detection method for multi-layer interconnected FPC

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010013513.1A CN111025130B (en) 2020-01-07 2020-01-07 A SMT detection method for multi-layer interconnected FPC

Publications (2)

Publication Number Publication Date
CN111025130A true CN111025130A (en) 2020-04-17
CN111025130B CN111025130B (en) 2021-07-16

Family

ID=70202356

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010013513.1A Active CN111025130B (en) 2020-01-07 2020-01-07 A SMT detection method for multi-layer interconnected FPC

Country Status (1)

Country Link
CN (1) CN111025130B (en)

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6597188B1 (en) * 2000-09-11 2003-07-22 St Assembly Test Service Ltd. Ground land for singulated ball grid array
CN1477691A (en) * 2002-07-23 2004-02-25 富士通株式会社 Test method of probe card and semiconductor chip, capacitor and manufacturing method thereof
JP2004095872A (en) * 2002-08-30 2004-03-25 Seiko Epson Corp Electronic component mounting board, electro-optical device, method for manufacturing electronic component mounting board, method for manufacturing electro-optical device, and electronic apparatus
US6759860B1 (en) * 2001-06-19 2004-07-06 Lsi Logic Corporation Semiconductor device package substrate probe fixture
US6798232B2 (en) * 2002-12-28 2004-09-28 Lg.Philips Lcd Co., Ltd. Bump structure for testing liquid crystal display panel and method of fabricating the same
CN201797291U (en) * 2009-02-11 2011-04-13 帕西·西姆公司 Electrical wiring device
CN102554394A (en) * 2010-12-22 2012-07-11 联合汽车电子有限公司 Common temperature auxiliary welding structure applicable to selective wave soldering
TW201248174A (en) * 2011-05-27 2012-12-01 Hon Hai Prec Ind Co Ltd Circuit board assembly and test-assist circuit board thereof
CN203015283U (en) * 2012-12-18 2013-06-19 深圳市磊科实业有限公司 Pad structure facilitating detection of cold joint of radiating pad at chip bottom
CN103376402A (en) * 2013-07-04 2013-10-30 深圳市五株科技股份有限公司 Multilayer circuit board drilling depth test method
CN104779238A (en) * 2014-01-10 2015-07-15 中芯国际集成电路制造(上海)有限公司 Detection structure and detection method for detecting the quality of wafer bonding
CN105424984A (en) * 2015-10-30 2016-03-23 大族激光科技产业集团股份有限公司 General short needle and micro needle clamp
KR20160071033A (en) * 2014-12-11 2016-06-21 주식회사 케이아이 In circuit tester inspection System for Flexible PCB assembly
CN106658947A (en) * 2016-12-30 2017-05-10 上海天马有机发光显示技术有限公司 Flexible circuit board and display panel
CN107360666A (en) * 2017-07-05 2017-11-17 胜宏科技(惠州)股份有限公司 A kind of PCB black holes attribute test plate and method for quickly detecting
EP3361838A1 (en) * 2017-02-10 2018-08-15 Samsung Display Co., Ltd. Chip-on-film package, display panel, and display device
CN109526135A (en) * 2018-12-18 2019-03-26 大连崇达电路有限公司 A kind of wiring board method for evaluating reliability
CN109859181A (en) * 2019-01-29 2019-06-07 桂林电子科技大学 A kind of PCB welding point defect detection method

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6597188B1 (en) * 2000-09-11 2003-07-22 St Assembly Test Service Ltd. Ground land for singulated ball grid array
US6759860B1 (en) * 2001-06-19 2004-07-06 Lsi Logic Corporation Semiconductor device package substrate probe fixture
CN1477691A (en) * 2002-07-23 2004-02-25 富士通株式会社 Test method of probe card and semiconductor chip, capacitor and manufacturing method thereof
JP2004095872A (en) * 2002-08-30 2004-03-25 Seiko Epson Corp Electronic component mounting board, electro-optical device, method for manufacturing electronic component mounting board, method for manufacturing electro-optical device, and electronic apparatus
US6798232B2 (en) * 2002-12-28 2004-09-28 Lg.Philips Lcd Co., Ltd. Bump structure for testing liquid crystal display panel and method of fabricating the same
CN201797291U (en) * 2009-02-11 2011-04-13 帕西·西姆公司 Electrical wiring device
CN102554394A (en) * 2010-12-22 2012-07-11 联合汽车电子有限公司 Common temperature auxiliary welding structure applicable to selective wave soldering
TW201248174A (en) * 2011-05-27 2012-12-01 Hon Hai Prec Ind Co Ltd Circuit board assembly and test-assist circuit board thereof
CN203015283U (en) * 2012-12-18 2013-06-19 深圳市磊科实业有限公司 Pad structure facilitating detection of cold joint of radiating pad at chip bottom
CN103376402A (en) * 2013-07-04 2013-10-30 深圳市五株科技股份有限公司 Multilayer circuit board drilling depth test method
CN104779238A (en) * 2014-01-10 2015-07-15 中芯国际集成电路制造(上海)有限公司 Detection structure and detection method for detecting the quality of wafer bonding
KR20160071033A (en) * 2014-12-11 2016-06-21 주식회사 케이아이 In circuit tester inspection System for Flexible PCB assembly
CN105424984A (en) * 2015-10-30 2016-03-23 大族激光科技产业集团股份有限公司 General short needle and micro needle clamp
CN106658947A (en) * 2016-12-30 2017-05-10 上海天马有机发光显示技术有限公司 Flexible circuit board and display panel
EP3361838A1 (en) * 2017-02-10 2018-08-15 Samsung Display Co., Ltd. Chip-on-film package, display panel, and display device
CN107360666A (en) * 2017-07-05 2017-11-17 胜宏科技(惠州)股份有限公司 A kind of PCB black holes attribute test plate and method for quickly detecting
CN109526135A (en) * 2018-12-18 2019-03-26 大连崇达电路有限公司 A kind of wiring board method for evaluating reliability
CN109859181A (en) * 2019-01-29 2019-06-07 桂林电子科技大学 A kind of PCB welding point defect detection method

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
PING LIU 等: "Failure Prevention on Application of Flexible Printed Circuits", 《ADVANCED MATERIALS RESEARCH》 *
李亚中: "基于图像识别的SMT焊点检测方法应用研究", 《中国优秀硕士学位论文全文数据库 信息科技辑》 *
杨公达: "SMT 焊点的激光检测", 《中国电子学会焊接专业委员会第五届学术会议论文集》 *

Also Published As

Publication number Publication date
CN111025130B (en) 2021-07-16

Similar Documents

Publication Publication Date Title
CN112164359A (en) Display device and detection method thereof
CN202815137U (en) Electrical connecting component
CN111025130B (en) A SMT detection method for multi-layer interconnected FPC
TW201412205A (en) Electrical connection assembly and testing method thereof
US12007423B2 (en) Portable nodal impedance analyser
KR101428661B1 (en) Apparatus for testing
CN210981579U (en) An electric soldering iron temperature, leakage and grounding resistance testing device
KR100795691B1 (en) FPCB probe sheet and test method using the same
US6563313B2 (en) Electronic device and manufacturing method thereof
KR20180020662A (en) Method testing defect of printed circuit board pannel where the coupon is had
JP2000206166A (en) Evaluation system for ECU function inspection device
CN211457537U (en) Multilayer interconnection FPC with reserve test PAD
CN103543374A (en) Substrate checking device and substrate checking method
KR102719929B1 (en) Tester for FPCB
CN115792567A (en) Automatic integrated circuit test system of calibration
CN111031665A (en) Multilayer interconnection FPC with reserve test PAD
WO2023209856A1 (en) Onboard control device
JP2004221574A (en) Inspection method for mounting / non-mounting of bypass capacitor and through hole disconnection detection method for multilayer board
JP3197525B2 (en) Diagnosis device for hot water supply equipment
JP4876026B2 (en) Board inspection equipment
JPH0275087A (en) Magnetic line sensor
JP3197524B2 (en) Diagnosis device for hot water supply equipment
JP3197523B2 (en) Diagnosis system for hot water supply equipment
JPH04315068A (en) Apparatus for inspecting printed circuit board
JP2988294B2 (en) Continuity inspection method in harness

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder
CP01 Change in the name or title of a patent holder

Address after: 611731, No. 2006, West Avenue, Chengdu hi tech Zone (West District, Sichuan)

Patentee after: University of Electronic Science and Technology of China

Patentee after: Zhuhai Zhongjing Yuansheng Electronic Technology Co., Ltd;

Address before: 611731, No. 2006, West Avenue, Chengdu hi tech Zone (West District, Sichuan)

Patentee before: University of Electronic Science and Technology of China

Patentee before: Zhuhai Yuansheng Electronic Technology Co., Ltd;