CN110739215A - Method for manufacturing SOI - Google Patents
Method for manufacturing SOI Download PDFInfo
- Publication number
- CN110739215A CN110739215A CN201911028147.0A CN201911028147A CN110739215A CN 110739215 A CN110739215 A CN 110739215A CN 201911028147 A CN201911028147 A CN 201911028147A CN 110739215 A CN110739215 A CN 110739215A
- Authority
- CN
- China
- Prior art keywords
- silicon wafer
- soi
- equal
- manufacturing
- hydrogen ions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Element Separation (AREA)
Abstract
本发明提供了一种SOI的制造方法包括:氧化第一硅片或第二硅片,以在第一硅片或第二硅片上形成氧化层;将氢离子分为多次注入至第一硅片或第二硅片内;将第二硅片与第一硅片相贴合,并键合第一硅片和第二硅片,以得到键合片;将键合片退火,退火温度为第一温度,退火时长为第一时长;将键合片裂片;抛光裂片后的键合片至预设厚度,以得到SOI。本发明所提供的SOI的制造方法,在将键合片裂片后,SOI的表面更加光滑,进而减小机械抛光时抛光量,使得抛光后的SOI的膜后更加均匀。由于减小机械抛光时抛光量,节省了抛光时间,提升了SOI的生产效率。
The invention provides a manufacturing method of SOI, comprising: oxidizing a first silicon wafer or a second silicon wafer to form an oxide layer on the first silicon wafer or the second silicon wafer; inside the silicon wafer or the second silicon wafer; attach the second silicon wafer to the first silicon wafer, and bond the first silicon wafer and the second silicon wafer to obtain a bonded wafer; anneal the bonded wafer, and the annealing temperature is the first temperature, and the annealing duration is the first duration; splitting the bonding sheet; polishing the split bonding sheet to a preset thickness to obtain SOI. In the SOI manufacturing method provided by the present invention, after the bonding sheet is split, the surface of the SOI is smoother, thereby reducing the polishing amount during mechanical polishing, and making the polished SOI film more uniform. Since the polishing amount during mechanical polishing is reduced, polishing time is saved, and the production efficiency of SOI is improved.
Description
技术领域technical field
本发明涉及SOI技术领域,具体而言,涉及一种SOI的制造方法。The present invention relates to the technical field of SOI, in particular, to a manufacturing method of SOI.
背景技术Background technique
目前,随着硅材料加工技术的不断发展,人们对晶片的加工质量已越来越重视。At present, with the continuous development of silicon material processing technology, people have paid more and more attention to the processing quality of wafers.
在相关技术中,制造SOI(Silicon-On-Insulator,绝缘衬底上的硅)时,需要通过微波裂解键合片,裂解后得到的SOI表面粗糙,表层上有氢离子注入造成的损伤层,所以必须对SOI表面进行机械抛光,但抛光量大,膜厚的均匀性较差。In the related art, when manufacturing SOI (Silicon-On-Insulator, silicon on insulating substrate), it is necessary to crack the bonding sheet by microwave. The surface of the SOI obtained after cracking is rough, and the surface layer has a damaged layer caused by hydrogen ion implantation. Therefore, the SOI surface must be mechanically polished, but the amount of polishing is large, and the uniformity of the film thickness is poor.
发明内容SUMMARY OF THE INVENTION
本发明旨在至少解决现有技术或相关技术中存在的技术问题之一。The present invention aims to solve at least one of the technical problems existing in the prior art or related technologies.
为此,本发明的第一方面提出一种SOI的制造方法。To this end, a first aspect of the present invention proposes a method for manufacturing an SOI.
有鉴于此,本发明的第一方面提供了一种SOI的制造方法包括:氧化第一硅片或第二硅片,以在第一硅片或第二硅片上形成氧化层;将氢离子分为多次注入至第一硅片或第二硅片内;将第二硅片与第一硅片相贴合,并键合第一硅片和第二硅片,以得到键合片;将键合片退火,退火温度为第一温度,退火时长为第一时长;将键合片裂片;抛光裂片后的键合片至预设厚度,以得到SOI。In view of this, a first aspect of the present invention provides a method for manufacturing SOI, comprising: oxidizing a first silicon wafer or a second silicon wafer to form an oxide layer on the first silicon wafer or the second silicon wafer; It is divided into multiple injections into the first silicon wafer or the second silicon wafer; the second silicon wafer is attached to the first silicon wafer, and the first silicon wafer and the second silicon wafer are bonded to obtain a bonded wafer; The bonding sheet is annealed, the annealing temperature is the first temperature, and the annealing time is the first duration; the bonding sheet is split; and the split bonding sheet is polished to a preset thickness to obtain SOI.
本发明所提供的SOI的制造方法,在第一硅片或第二硅片氧化后,分为多次将氢离子注入至第一硅片或第二硅片内,使得氢离子在第一硅片或第二硅片内的分布更加均匀,在将键合片裂片后,SOI的表面更加光滑,进而减小机械抛光时抛光量,使得抛光后的SOI的膜后更加均匀。由于减小机械抛光时抛光量,节省了抛光时间,提升了SOI的生产效率。分多次将氢离子注入到第一硅片或第二硅片内,降低了单次注入氢离子的能量与剂量,减少了第一硅片或第二硅片表面的颗粒,提高了第一硅片或第二硅片的洁净度,减少了SOI内的缺陷,进而提高SOI的质量。由于减少了SOI内的缺陷,提升了SOI的成品合格率,进而降低了SOI的生产成本。In the SOI manufacturing method provided by the present invention, after the first silicon wafer or the second silicon wafer is oxidized, hydrogen ions are implanted into the first silicon wafer or the second silicon wafer for several times, so that the hydrogen ions are injected into the first silicon wafer. The distribution in the wafer or the second silicon wafer is more uniform. After the bonding wafer is split, the surface of the SOI is smoother, thereby reducing the polishing amount during mechanical polishing, so that the film of the polished SOI is more uniform. Since the polishing amount during mechanical polishing is reduced, polishing time is saved, and the production efficiency of SOI is improved. The hydrogen ions are implanted into the first silicon wafer or the second silicon wafer for several times, which reduces the energy and dose of hydrogen ions implanted in a single time, reduces the particles on the surface of the first silicon wafer or the second silicon wafer, and improves the first silicon wafer. The cleanliness of the silicon wafer or the second silicon wafer reduces defects in the SOI, thereby improving the quality of the SOI. Since the defects in the SOI are reduced, the qualified rate of the SOI product is improved, thereby reducing the production cost of the SOI.
另外,本发明提供的上述技术方案中的SOI的制造方法还可以具有如下附加技术特征:In addition, the manufacturing method of SOI in the above-mentioned technical solutions provided by the present invention may also have the following additional technical features:
在上述技术方案中,优选地,将氢离子分为多次注入至第一硅片或第二硅片内时,多次注入的能量依次减小,多次注入的剂量依次减小。In the above technical solution, preferably, when the hydrogen ions are implanted into the first silicon wafer or the second silicon wafer in multiple times, the energy of the multiple implants is sequentially reduced, and the dose of the multiple implants is sequentially reduced.
在该技术方案中,将多次注入的能量和剂量依次减小,使得注入至第一硅片或第二硅片内部的氢离子更加均匀,进一步提升SOI的质量。In this technical solution, the energy and dose of multiple implantation are successively reduced, so that the hydrogen ions implanted into the first silicon wafer or the second silicon wafer are more uniform, and the quality of SOI is further improved.
在上述任一技术方案中,优选地,将氢离子分为多次注入至第一硅片或第二硅片内包括:将氢离子第一次注入至第一硅片或第二硅片内;将氢离子第二次注入至第一硅片或第二硅片内;将氢离子第三次注入至第一硅片或第二硅片内。In any of the above technical solutions, preferably, implanting hydrogen ions into the first silicon wafer or the second silicon wafer for multiple times includes: implanting hydrogen ions into the first silicon wafer or the second silicon wafer for the first time ; implanting hydrogen ions into the first silicon wafer or the second silicon wafer for the second time; implanting hydrogen ions into the first silicon wafer or the second silicon wafer for the third time.
在该技术方案中,将氢离子分三次注入至第一硅片或第二硅片内,有效地提升了第一硅片或第二硅片内氢离子的均匀性,进而提升了裂片后的SOI的表面质量,减小机械抛光时抛光量,使得抛光后的SOI的膜后更加均匀。并且提高了第一硅片或第二硅片的洁净度,减少了SOI内的缺陷,进而提高SOI的质量。In this technical solution, the hydrogen ions are implanted into the first silicon wafer or the second silicon wafer three times, which effectively improves the uniformity of hydrogen ions in the first silicon wafer or the second silicon wafer, and further improves the post-splitting efficiency. The surface quality of SOI reduces the amount of polishing during mechanical polishing, making the SOI film after polishing more uniform. In addition, the cleanliness of the first silicon wafer or the second silicon wafer is improved, defects in the SOI are reduced, and the quality of the SOI is improved.
在上述任一技术方案中,优选地,将氢离子第一次注入至第一硅片或第二硅片内时,注入能量大于等于10Kev,并且小于等于500Kev,注入剂量大于等于e15,并且小于等于e18。In any of the above technical solutions, preferably, when hydrogen ions are implanted into the first silicon wafer or the second silicon wafer for the first time, the implantation energy is greater than or equal to 10Kev and less than or equal to 500Kev, and the implantation dose is greater than or equal to e 15 , and less than or equal to e 18 .
在该技术方案中,氢离子第一次注入时,注入能量大于等于10Kev(千电子伏特)至500Kev,注入剂量大于等于e15至e18,第二次注入和第三次注入的能量和剂量需小于第一次注入的能量和剂量。In this technical solution, when hydrogen ions are implanted for the first time, the implantation energy is greater than or equal to 10Kev (kiloelectron volts) to 500Kev, the implantation dose is greater than or equal to e 15 to e 18 , and the energy and dose of the second and third implantation It needs to be less than the energy and dose of the first injection.
在上述任一技术方案中,优选地,第一温度大于等于100℃,并且小于等于350℃;第一时长大于等于0.5h,并且小于等于5h。In any of the above technical solutions, preferably, the first temperature is greater than or equal to 100°C and less than or equal to 350°C; the first duration is greater than or equal to 0.5h and less than or equal to 5h.
在该技术方案中,在100℃至350℃之间退火0.5h至5h为低温退火。In this technical solution, annealing between 100°C and 350°C for 0.5h to 5h is low temperature annealing.
在上述任一技术方案中,优选地,将键合片裂片包括:将键合片放入裂片机的腔室内;将腔室内的温度升高至第三温度,并持续第三时长;控制微波磁控头对键合片进行裂片。In any of the above technical solutions, preferably, splitting the bonding sheet includes: placing the bonding sheet into the chamber of the splitter; raising the temperature in the chamber to a third temperature for a third time period; controlling the microwave The magnetron head splits the bonding sheet.
在上述任一技术方案中,优选地,第三温度大于等于100℃,并且小于等于200℃;第三时长大于等于10min,并且小于等于30min。In any of the above technical solutions, preferably, the third temperature is greater than or equal to 100° C. and less than or equal to 200° C.; the third time period is greater than or equal to 10 minutes and less than or equal to 30 minutes.
优选地,裂片时长为10min。Preferably, the split time is 10 min.
优选地,第二硅片与第一硅片键合时,激活时间为0至200s。Preferably, when the second silicon wafer is bonded to the first silicon wafer, the activation time is 0 to 200s.
优选地,控制微波磁控头对键合片进行裂片时,微波磁控头的微波功率范围为0至5000W。Preferably, when the microwave magnetron head is controlled to split the bonding sheet, the microwave power of the microwave magnetron head ranges from 0 to 5000W.
本发明的附加方面和优点将在下面的描述中部分给出,部分将从下面的描述中变得明显,或通过本发明的实践了解到。Additional aspects and advantages of the present invention will be set forth, in part, from the following description, and in part will be apparent from the following description, or may be learned by practice of the invention.
附图说明Description of drawings
本发明的上述和/或附加的方面和优点从结合下面附图对实施例的描述中将变得明显和容易理解,其中:The above and/or additional aspects and advantages of the present invention will become apparent and readily understood from the following description of embodiments taken in conjunction with the accompanying drawings, wherein:
图1示出了根据本发明的一个实施例的SOI的制造方法的流程图;FIG. 1 shows a flow chart of a manufacturing method of SOI according to an embodiment of the present invention;
图2示出了根据本发明的一个实施例的第一硅片氧化后的结构示意图;FIG. 2 shows a schematic structural diagram of a first silicon wafer after oxidation according to an embodiment of the present invention;
图3示出了根据本发明的一个实施例的将氢离子注入至第一硅片后的结构示意图;FIG. 3 shows a schematic structural diagram after implanting hydrogen ions into the first silicon wafer according to an embodiment of the present invention;
图4示出了根据本发明的一个实施例的键合片的结构示意图;FIG. 4 shows a schematic structural diagram of a bonding sheet according to an embodiment of the present invention;
图5示出了根据本发明的一个实施例的裂片后的结构示意图;FIG. 5 shows a schematic diagram of the structure after splitting according to an embodiment of the present invention;
图6示出了根据本发明的另一个实施例的SOI的制造方法的流程图;FIG. 6 shows a flow chart of a manufacturing method of SOI according to another embodiment of the present invention;
图7示出了根据本发明的再一个实施例的SOI的制造方法的流程图;FIG. 7 shows a flow chart of a manufacturing method of SOI according to still another embodiment of the present invention;
图8示出了根据本发明的再一个实施例的SOI的制造方法的流程图;FIG. 8 shows a flow chart of a manufacturing method of SOI according to still another embodiment of the present invention;
图9示出了根据本发明的再一个实施例的SOI的制造方法的流程图;FIG. 9 shows a flow chart of a manufacturing method of SOI according to still another embodiment of the present invention;
图10示出了根据本发明的再一个实施例的SOI的制造方法的流程图;10 shows a flowchart of a method for manufacturing SOI according to yet another embodiment of the present invention;
其中,图2至图5中的附图标记与部件名称之间的对应关系为:Wherein, the corresponding relationship between the reference numerals and component names in Fig. 2 to Fig. 5 is:
1第一硅片,2氧化层,3氢离子,4第二硅片。1 first silicon wafer, 2 oxide layer, 3 hydrogen ions, 4 second silicon wafer.
具体实施方式Detailed ways
为了能够更清楚地理解本发明的上述目的、特征和优点,下面结合附图和具体实施方式对本发明进行进一步的详细描述。需要说明的是,在不冲突的情况下,本申请的实施例及实施例中的特征可以相互组合。In order to understand the above objects, features and advantages of the present invention more clearly, the present invention will be further described in detail below with reference to the accompanying drawings and specific embodiments. It should be noted that the embodiments of the present application and the features in the embodiments may be combined with each other in the case of no conflict.
在下面的描述中阐述了很多具体细节以便于充分理解本发明,但是,本发明还可以采用其他不同于在此描述的其他方式来实施,因此,本发明的保护范围并不受下面公开的具体实施例的限制。Many specific details are set forth in the following description to facilitate a full understanding of the present invention. However, the present invention can also be implemented in other ways different from those described herein. Therefore, the protection scope of the present invention is not limited by the specific details disclosed below. Example limitations.
下面参照图1至图10描述根据本发明一些实施例所述SOI的制造方法。The manufacturing method of the SOI according to some embodiments of the present invention will be described below with reference to FIGS. 1 to 10 .
在本发明第一方面实施例中,如图1所示,本发明提供了一种SOI的制造方法包括:In the embodiment of the first aspect of the present invention, as shown in FIG. 1 , the present invention provides a manufacturing method of SOI including:
步骤102,如图2所示,氧化第一硅片1,以在第一硅片1上形成氧化层2;
步骤104,如图3所示,将氢离子3分为多次注入至第一硅片1内;
步骤106,如图4所示,将第二硅片4与第一硅片1相贴合,并键合第一硅片1和第二硅片4,以得到键合片;
步骤108,将键合片退火,退火温度为第一温度,退火时长为第一时长;
步骤110,如图5所示,将键合片裂片;
步骤112,抛光裂片后的键合片至预设厚度,以得到SOI。
在该实施例中,第一硅片1氧化后,分为多次将氢离子3注入至第一硅片1内,使得氢离子3在第一硅片1内的分布更加均匀,在将键合片裂片后,SOI的表面更加光滑,进而减小机械抛光时抛光量,使得抛光后的SOI的膜后更加均匀。由于减小机械抛光时抛光量,节省了抛光时间,提升了SOI的生产效率。分多次将氢离子3注入到第一硅片1内,降低了单次注入氢离子3的能量与剂量,减少了第一硅片1表面的颗粒,提高了第一硅片1的洁净度,减少了SOI内的缺陷,进而提高SOI的质量。由于减少了SOI内的缺陷,提升了SOI的成品合格率,进而降低了SOI的生产成本。In this embodiment, after the
在本发明的一个实施例中,如图6所示,SOI的制造方法包括:In one embodiment of the present invention, as shown in FIG. 6 , the manufacturing method of SOI includes:
步骤202,氧化第二硅片4,以在第二硅片4上形成氧化层2;
步骤204,将氢离子3分为多次注入至第一硅片1内;
步骤206,将第二硅片4与第一硅片1相贴合,并键合第一硅片1和第二硅片4,以得到键合片;
步骤208,将键合片退火,退火温度为第一温度,退火时长为第一时长;
步骤210,将键合片裂片;
步骤212,抛光裂片后的键合片至预设厚度,以得到SOI。
在本发明的一个实施例中,如图7所示,SOI的制造方法包括:In one embodiment of the present invention, as shown in FIG. 7 , the manufacturing method of SOI includes:
步骤302,氧化第一硅片1,以在第一硅片1上形成氧化层2;
步骤304,将氢离子3分为多次注入至第二硅片4内;
步骤306,将第二硅片4与第一硅片1相贴合,并键合第一硅片1和第二硅片4,以得到键合片;
步骤308,将键合片退火,退火温度为第一温度,退火时长为第一时长;
步骤310,将键合片裂片;
步骤312,抛光裂片后的键合片至预设厚度,以得到SOI。
在本发明的一个实施例中,如图8所示,SOI的制造方法包括:In one embodiment of the present invention, as shown in FIG. 8 , the manufacturing method of SOI includes:
步骤402,氧化第二硅片4,以在第二硅片4上形成氧化层2;
步骤404,将氢离子3分为多次注入至第二硅片4内;
步骤406,将第二硅片4与第一硅片1相贴合,并键合第一硅片1和第二硅片4,以得到键合片;
步骤408,将键合片退火,退火温度为第一温度,退火时长为第一时长;
步骤410,将键合片裂片;
步骤412,抛光裂片后的键合片至预设厚度,以得到SOI。
优选地,注入源为氢或氢氦或者气体,要求离子注入的设备能够确保注入层布满均匀的氢离子3。Preferably, the implantation source is hydrogen or hydrogen helium or gas, and the ion implantation equipment is required to ensure that the implantation layer is covered with
在本发明的一个实施例中,优选地,将氢离子3分为多次注入至第一硅片1内时,多次注入的能量依次减小,多次注入的剂量依次减小。In an embodiment of the present invention, preferably, when the
在该实施例中,将多次注入的能量和剂量依次减小,使得注入至第一硅片1内部的氢离子3更加均匀,进一步提升SOI的质量。In this embodiment, the energy and dose of multiple implants are sequentially reduced, so that the
在本发明的一个实施例中,如图9所示,SOI的制造方法包括:In one embodiment of the present invention, as shown in FIG. 9 , the manufacturing method of SOI includes:
步骤502,氧化第一硅片1,以在第一硅片1上形成氧化层2;
步骤504,将氢离子3第一次注入至第一硅片1内;
步骤506,将氢离子3第二次注入至第一硅片1内;
步骤508,将氢离子3第三次注入至第一硅片1内;
步骤510,将第二硅片4与第一硅片1相贴合,并键合第一硅片1和第二硅片4,以得到键合片;
步骤512,将键合片退火,退火温度为第一温度,退火时长为第一时长;
步骤514,将键合片裂片;
步骤516,抛光裂片后的键合片至预设厚度,以得到SOI。
在该实施例中,将氢离子3分三次注入至第一硅片1内,有效地提升了第一硅片1内氢离子3的均匀性,进而提升了裂片后的SOI的表面质量,减小机械抛光时抛光量,使得抛光后的SOI的膜后更加均匀。并且提高了第一硅片1的洁净度,减少了SOI内的缺陷,进而提高SOI的质量。In this embodiment, the hydrogen ions are injected into the
优选地,将氢离子3分两次或四次注入至第一硅片1内。Preferably, hydrogen ions are implanted into the
在本发明的一个实施例中,优选地,将氢离子3第一次注入至第一硅片1内时,注入能量大于等于10Kev,并且小于等于500Kev,注入剂量大于等于e15,并且小于等于e18。In an embodiment of the present invention, preferably, when the
在该实施例中,氢离子3第一次注入时,注入能量大于等于10Kev(千电子伏特)至500Kev,注入剂量大于等于e15至e18,第二次注入和第三次注入的能量和剂量需小于第一次注入的能量和剂量。In this embodiment, when
在本发明的一个实施例中,优选地,第一温度大于等于100℃,并且小于等于350℃;第一时长大于等于0.5h,并且小于等于5h。In an embodiment of the present invention, preferably, the first temperature is greater than or equal to 100° C. and less than or equal to 350° C.; the first duration is greater than or equal to 0.5h and less than or equal to 5h.
在该实施例中,在100℃至350℃之间退火0.5h至5h为低温退火。In this embodiment, annealing between 100°C and 350°C for 0.5h to 5h is low temperature annealing.
在本发明的一个实施例中,如图10所示,SOI的制造方法包括:In one embodiment of the present invention, as shown in FIG. 10 , the manufacturing method of SOI includes:
步骤602,氧化第一硅片1,以在第一硅片1上形成氧化层2;
步骤604,将氢离子3分为多次注入至第一硅片1内;
步骤606,将第二硅片4与第一硅片1相贴合,并键合第一硅片1和第二硅片4,以得到键合片;
步骤608,将键合片退火,退火温度为第一温度,退火时长为第一时长;
步骤610,将键合片放入裂片机的腔室内;
步骤612,将腔室内的温度升高至第三温度,并持续第三时长;
步骤614,控制微波磁控头对键合片进行裂片;
步骤616,抛光裂片后的键合片至预设厚度,以得到SOI。
在本发明的一个实施例中,优选地,第三温度大于等于100℃,并且小于等于200℃;第三时长大于等于10min,并且小于等于30min。In an embodiment of the present invention, preferably, the third temperature is greater than or equal to 100° C. and less than or equal to 200° C.; the third time period is greater than or equal to 10 minutes and less than or equal to 30 minutes.
优选地,裂片时长为10min。Preferably, the split time is 10 min.
优选地,第二硅片4与第一硅片1键合时,激活时间为0至200s。Preferably, when the
优选地,控制微波磁控头对键合片进行裂片时,微波磁控头的微波功率范围为0至5000W。Preferably, when the microwave magnetron head is controlled to split the bonding sheet, the microwave power of the microwave magnetron head ranges from 0 to 5000W.
本发明所提供的SOI的制造方法与传统的SOI的制造方法相比,如图表一和表二所示,使用本发明所提供的SOI的制造方法制造出的SOI表面的颗粒数明显减少,均匀性显著改善。其中,表一为通过本发明所提供的SOI的制造方法制造出的SOI表面的颗粒数和均匀性,表二为通过传统的SOI的制造方法制造出的SOI表面的颗粒数和均匀性。Compared with the traditional SOI manufacturing method provided by the SOI manufacturing method provided by the present invention, as shown in Tables 1 and 2, the number of particles on the surface of the SOI manufactured by using the SOI manufacturing method provided by the present invention is significantly reduced and uniform. Sex was significantly improved. Among them, Table 1 shows the particle number and uniformity of the SOI surface manufactured by the SOI manufacturing method provided by the present invention, and Table 2 shows the particle number and uniformity of the SOI surface manufactured by the traditional SOI manufacturing method.
表一Table I
表二Table II
在本发明的描述中,术语“多个”则指两个或两个以上,除非另有明确的限定,术语“上”、“下”等指示的方位或位置关系为基于附图所示的方位或位置关系,仅是为了便于描述本发明和简化描述,而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作,因此不能理解为对本发明的限制;术语“连接”、“安装”、“固定”等均应做广义理解,例如,“连接”可以是固定连接,也可以是可拆卸连接,或一体地连接;可以是直接相连,也可以通过中间媒介间接相连。对于本领域的普通技术人员而言,可以根据具体情况理解上述术语在本发明中的具体含义。In the description of the present invention, the term "plurality" refers to two or more than two, unless otherwise expressly defined, the orientation or positional relationship indicated by the terms "upper", "lower" etc. is based on the drawings. The orientation or positional relationship is only for the convenience of describing the present invention and simplifying the description, rather than indicating or implying that the indicated device or element must have a specific orientation, be constructed and operated in a specific orientation, and therefore should not be construed as a limitation of the present invention; The terms "connected", "installed", "fixed", etc. should be understood in a broad sense. For example, "connected" can be a fixed connection, a detachable connection, or an integral connection; it can be directly connected, or through the middle media are indirectly connected. For those of ordinary skill in the art, the specific meanings of the above terms in the present invention can be understood according to specific situations.
在本发明的描述中,术语“一个实施例”、“一些实施例”、“具体实施例”等的描述意指结合该实施例或示例描述的具体特征、结构、材料或特点包含于本发明的至少一个实施例或示例中。在本发明中,对上述术语的示意性表述不一定指的是相同的实施例或实例。而且,描述的具体特征、结构、材料或特点可以在任何的一个或多个实施例或示例中以合适的方式结合。In the description of the present invention, the terms "one embodiment," "some embodiments," "a specific embodiment," and the like, mean that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in the present invention. at least one embodiment or example of . In the present invention, schematic representations of the above terms do not necessarily refer to the same embodiment or instance. Furthermore, the particular features, structures, materials or characteristics described may be combined in any suitable manner in any one or more embodiments or examples.
以上所述仅为本发明的优选实施例而已,并不用于限制本发明,对于本领域的技术人员来说,本发明可以有各种更改和变化。凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The above descriptions are only preferred embodiments of the present invention, and are not intended to limit the present invention. For those skilled in the art, the present invention may have various modifications and changes. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present invention shall be included within the protection scope of the present invention.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201911028147.0A CN110739215A (en) | 2019-10-28 | 2019-10-28 | Method for manufacturing SOI |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201911028147.0A CN110739215A (en) | 2019-10-28 | 2019-10-28 | Method for manufacturing SOI |
Publications (1)
Publication Number | Publication Date |
---|---|
CN110739215A true CN110739215A (en) | 2020-01-31 |
Family
ID=69271646
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201911028147.0A Pending CN110739215A (en) | 2019-10-28 | 2019-10-28 | Method for manufacturing SOI |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN110739215A (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07201975A (en) * | 1993-12-28 | 1995-08-04 | Nippon Steel Corp | Semiconductor substrate manufacturing method and manufacturing apparatus |
US6429104B1 (en) * | 1998-02-02 | 2002-08-06 | S.O.I. Tec Silicon On Insulator Technologies | Method for forming cavities in a semiconductor substrate by implanting atoms |
US20160276209A1 (en) * | 2015-03-17 | 2016-09-22 | Sunedison Semiconductor Limited (Uen201334164H) | Handle substrate for use in manufacture of semiconductor-on-insulator structure and method of manufacturing thereof |
CN108695232A (en) * | 2017-04-08 | 2018-10-23 | 沈阳硅基科技有限公司 | The preparation method of soi wafer based on high temperature injection technique |
-
2019
- 2019-10-28 CN CN201911028147.0A patent/CN110739215A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07201975A (en) * | 1993-12-28 | 1995-08-04 | Nippon Steel Corp | Semiconductor substrate manufacturing method and manufacturing apparatus |
US6429104B1 (en) * | 1998-02-02 | 2002-08-06 | S.O.I. Tec Silicon On Insulator Technologies | Method for forming cavities in a semiconductor substrate by implanting atoms |
US20160276209A1 (en) * | 2015-03-17 | 2016-09-22 | Sunedison Semiconductor Limited (Uen201334164H) | Handle substrate for use in manufacture of semiconductor-on-insulator structure and method of manufacturing thereof |
CN108695232A (en) * | 2017-04-08 | 2018-10-23 | 沈阳硅基科技有限公司 | The preparation method of soi wafer based on high temperature injection technique |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100419960C (en) | Manufacturing method of SOI wafer | |
US8530331B2 (en) | Process for assembling substrates with low-temperature heat treatments | |
JP2006156770A (en) | Direct bonding wafer manufacturing method and direct bonding wafer | |
US9496130B2 (en) | Reclaiming processing method for delaminated wafer | |
CN104956464B (en) | The manufacture method and SOI wafer of SOI wafer | |
KR20160134661A (en) | Method for manufacturing laminated wafer | |
EP3118889B1 (en) | Process for producing bonded soi wafer | |
CN101188190B (en) | SOQ substrate and method of manufacturing SOQ substrate | |
CN104868050A (en) | Method of manufacturing thin film on substrate with different thermal expansion coefficient from original substrate | |
CN109314040A (en) | Manufacturing method of bonded SOI wafer | |
CN102224568B (en) | Method for manufacturing bonded wafer | |
JP2020080385A (en) | Method for manufacturing bonded SOI wafer | |
WO2019071978A1 (en) | Nano-scale single crystal thin film | |
KR101543748B1 (en) | Soi wafer manufacturing method | |
CN110739215A (en) | Method for manufacturing SOI | |
JP5168990B2 (en) | Manufacturing method of semiconductor substrate | |
EP2325868A1 (en) | Method for manufacturing laminated wafer | |
CN110400773B (en) | Method for preparing SOI silicon wafer by adopting rapid thermal treatment process | |
US20070264796A1 (en) | Method for forming a semiconductor on insulator structure | |
CN111883648B (en) | Preparation method of piezoelectric film, piezoelectric film and band-pass filter | |
CN116613058A (en) | Composite substrate, composite film and preparation method thereof | |
JP6927143B2 (en) | Manufacturing method of bonded SOI wafer | |
CN111834520B (en) | Preparation method of piezoelectric single crystal film with optimized surface uniformity | |
TW201743367A (en) | Method for manufacturing a bonded wafer | |
CN119480788B (en) | Method for preparing bonded wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |