[go: up one dir, main page]

CN110610849A - A kind of InGaN semiconductor material and its epitaxial preparation method and application - Google Patents

A kind of InGaN semiconductor material and its epitaxial preparation method and application Download PDF

Info

Publication number
CN110610849A
CN110610849A CN201910667348.9A CN201910667348A CN110610849A CN 110610849 A CN110610849 A CN 110610849A CN 201910667348 A CN201910667348 A CN 201910667348A CN 110610849 A CN110610849 A CN 110610849A
Authority
CN
China
Prior art keywords
source
ingan
semiconductor material
epitaxial layer
growth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201910667348.9A
Other languages
Chinese (zh)
Other versions
CN110610849B (en
Inventor
江灏
王海龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Yat Sen University
Original Assignee
Sun Yat Sen University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Yat Sen University filed Critical Sun Yat Sen University
Priority to CN201910667348.9A priority Critical patent/CN110610849B/en
Publication of CN110610849A publication Critical patent/CN110610849A/en
Application granted granted Critical
Publication of CN110610849B publication Critical patent/CN110610849B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02631Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
    • H01L21/2036
    • H01L21/2056
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00Constructional details of devices covered by this subclass
    • H10F77/10Semiconductor bodies
    • H10F77/12Active materials
    • H10F77/124Active materials comprising only Group III-V materials, e.g. GaAs
    • H10F77/1246III-V nitrides, e.g. GaN

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Devices (AREA)

Abstract

本发明公开了一种InGaN半导体材料及其外延制备方法和应用,所述InGaN半导体材料包括InGaN外延层,所述InGaN外延层采用Ga迁移增强外延方法制备,制备时通过对生长源通入量的周期性调制进行生长,在InGaN外延层的单个生长周期内向反应腔室同时通入或中断所用的N源和In源,而在同时中断和/或通入N源和In源时通入Ga源。与现有技术相比,其有益效果在于:本发明提供的InGaN半导体材料,具有缺陷密度低、结晶质量高、In组分分布均匀和光学性质良好的优点;所提供的外延制备方法为Ga迁移增强外延法,其通入时序可以有效增强Ga原子在生长表面的迁移,并减少In源与Ga源的晶格并入竞争,提高Ga源的利用率;这种方法制备的InGaN半导体材料具有广泛的应用前景。

The invention discloses an InGaN semiconductor material and its epitaxial preparation method and application. The InGaN semiconductor material includes an InGaN epitaxial layer, and the InGaN epitaxial layer is prepared by a Ga migration enhanced epitaxial method. Periodic modulation for growth, in a single growth cycle of the InGaN epitaxial layer, the N source and the In source used are simultaneously fed or interrupted to the reaction chamber, and the Ga source is fed when the N source and the In source are interrupted and/or fed at the same time . Compared with the prior art, its beneficial effects are: the InGaN semiconductor material provided by the present invention has the advantages of low defect density, high crystal quality, uniform distribution of In components and good optical properties; the epitaxial preparation method provided is Ga migration In the enhanced epitaxy method, the access timing can effectively enhance the migration of Ga atoms on the growth surface, reduce the competition between the In source and the Ga source for lattice incorporation, and improve the utilization of the Ga source; the InGaN semiconductor material prepared by this method has a wide range of properties. application prospects.

Description

一种InGaN半导体材料及其外延制备方法和应用A kind of InGaN semiconductor material and its epitaxial preparation method and application

技术领域technical field

本发明涉及半导体材料技术领域,更具体地,涉及一种InGaN半导体材料及其外延制备方法和应用。The present invention relates to the technical field of semiconductor materials, and more specifically, relates to an InGaN semiconductor material and its epitaxial preparation method and application.

背景技术Background technique

InGaN半导体材料具有直接带隙,发光波长从近紫外到近红外连续可调,光学吸收系数大,以及理论电子迁移率高等优点,在光电子和电子器件领域具有重要应用。特别是基于InGaN/GaN多量子阱结构的InGaN材料在可见光发光器件中获得了巨大的成功,以发光二极管(LED)为主的照明工程已经形成产业链并给人们的生活带来了显著的改变,充分展示了这种材料的明显优势以及未来的发展潜力。InGaN semiconductor material has the advantages of direct band gap, continuously adjustable emission wavelength from near-ultraviolet to near-infrared, large optical absorption coefficient, and high theoretical electron mobility. It has important applications in the field of optoelectronics and electronic devices. In particular, InGaN materials based on the InGaN/GaN multi-quantum well structure have achieved great success in visible light-emitting devices. Lighting projects based on light-emitting diodes (LEDs) have formed an industrial chain and brought significant changes to people's lives. , fully demonstrating the obvious advantages of this material as well as its future development potential.

然而,目前制备的InGaN半导体材料中仍然存在着较严重的缺陷,尤其对于In组分高于10%的InGaN薄膜,其层中缺陷随In组分增大而增多,严重影响着InGaN薄膜的光、电特性。首先,InGaN薄膜材料通常是采用外延方法生长于GaN外延层之上,随着In组分增大,InGaN层和缓冲层之间存在的晶格失配、热失配增大,InGaN薄膜的临界厚度降低,导致所生长的InGaN外延薄膜常存在高密度的失配缺陷;其次,由于In原子具有较高的饱和蒸汽压,为了增加In的并入,InGaN材料需要在较低的温度下生长,低的生长温度使得Ga原子迁移能力不足,从而导致堆垛层错、沟槽缺陷(trench defects)及V型凹坑(V-pits)等缺陷的产生,同时低温生长也易引入杂质缺陷;最后,低生长温度下In原子仍然具有相对较高的迁移能力,其更偏向于在堆垛层错、沟槽缺陷和V型凹坑等缺陷处聚集,形成富In区,造成In组分分布不均匀,同时富In区引入的局域态进一步劣化材料的结构性质、光学性质和电学性质等。However, there are still serious defects in the InGaN semiconductor materials currently prepared, especially for InGaN films with an In composition higher than 10%, the defects in the layer increase with the increase of the In composition, which seriously affects the optical properties of the InGaN film. , Electrical characteristics. First of all, InGaN thin film materials are usually grown on the GaN epitaxial layer by epitaxy method. As the In composition increases, the lattice mismatch and thermal mismatch between the InGaN layer and the buffer layer increase, and the criticality of the InGaN thin film As the thickness decreases, the grown InGaN epitaxial film often has a high density of mismatch defects; secondly, due to the high saturation vapor pressure of In atoms, in order to increase the incorporation of In, the InGaN material needs to be grown at a lower temperature. The low growth temperature makes the migration ability of Ga atoms insufficient, which leads to the generation of defects such as stacking faults, trench defects (trench defects) and V-shaped pits (V-pits), and low temperature growth is also easy to introduce impurity defects; finally However, In atoms still have a relatively high mobility at low growth temperatures, and they tend to gather at defects such as stacking faults, trench defects, and V-shaped pits to form In-rich regions, resulting in uneven distribution of In components. At the same time, the local state introduced by the In-rich region further deteriorates the structural properties, optical properties and electrical properties of the material.

堆垛层错及相关缺陷(包括堆垛层错,部分位错,堆垛失配边界、沟槽缺陷等)是InGaN材料质量不可忽略的劣化因素。针对这类缺陷,目前的研究界只提出了两种解决方案,并且方案的对象都集中于InGaN/GaN量子阱结构。其中,一种是在GaN势垒层生长时提高GaN的生长温度,另一种则是在GaN势垒层生长时将生长源的载气从氮气切换为氢气。两种方法均可以有效抑制产生于GaN势垒层的堆垛层错及相关缺陷。然而,量子阱结构中产生于势阱层InGaN以及单一InGaN薄膜材料中的堆垛层错及相关缺陷却鲜有研究提供相关的技术解决方法。Stacking faults and related defects (including stacking faults, partial dislocations, stacking mismatch boundaries, trench defects, etc.) are the degradation factors that cannot be ignored for the quality of InGaN materials. For such defects, the current research community only proposes two solutions, and the objects of the solutions are all focused on the InGaN/GaN quantum well structure. Among them, one is to increase the growth temperature of GaN during the growth of the GaN barrier layer, and the other is to switch the carrier gas of the growth source from nitrogen to hydrogen during the growth of the GaN barrier layer. Both methods can effectively suppress the stacking faults and related defects generated in the GaN barrier layer. However, the stacking faults and related defects generated in the potential well layer InGaN and single InGaN thin film materials in the quantum well structure have rarely been studied to provide relevant technical solutions.

发明内容Contents of the invention

本发明一个目的在于,克服上述现有技术的至少一种缺陷(不足),提供一种InGaN半导体材料,所述材料具有缺陷密度低、结晶质量高、In组分分布均匀和光学性质良好的优点。An object of the present invention is to overcome at least one defect (deficiency) of the above-mentioned prior art, and provide an InGaN semiconductor material, which has the advantages of low defect density, high crystal quality, uniform distribution of In components and good optical properties .

本发明的另一个目的在于,提供所述InGaN半导体材料的外延制备方法,利用所述外延制备方法,能有效降低InGaN材料的堆垛层错及相关缺陷,抑制In组分波动,从而有效提高InGaN半导体材料的结构性质和光学性质,同时还可以提高Ga源的利用率。Another object of the present invention is to provide the epitaxial preparation method of the InGaN semiconductor material. Using the epitaxial preparation method, the stacking faults and related defects of the InGaN material can be effectively reduced, and the fluctuation of the In composition can be suppressed, thereby effectively improving the InGaN The structural and optical properties of semiconductor materials can also improve the utilization of Ga sources.

本发明采取的技术方案是:The technical scheme that the present invention takes is:

一种InGaN半导体材料,包括InGaN外延层,所述InGaN外延层由若干生长周期构成,所述InGaN外延层采用Ga迁移增强外延方法制备,制备时通过对生长源通入量的周期性调制进行生长,在InGaN外延层的单个生长周期内向反应腔室同时通入或中断所用的N源和In源,而在同时中断和/或通入N源和In源时通入Ga源。An InGaN semiconductor material, comprising an InGaN epitaxial layer, the InGaN epitaxial layer is composed of several growth cycles, and the InGaN epitaxial layer is prepared by a Ga migration enhanced epitaxy method, and is grown by periodically modulating the growth source input during preparation In a single growth cycle of the InGaN epitaxial layer, the N source and the In source used are simultaneously fed or interrupted to the reaction chamber, and the Ga source is fed when the N source and the In source are simultaneously interrupted and/or fed.

本发明采用Ga迁移增强外延方法制备InGaN外延层,在所述InGaN外延层单个生长周期中,同时关闭N源和In源时通入或保持通入Ga源,从生长机理上看,具有如下优势:(1)这种生长方式能够有效增加Ga原子的迁移长度,阻碍堆垛层错及相关缺陷的产生。一方面,由于通入Ga源时没有伴随通入N源,因此表面吸附的Ga原子和N原子的成键几率小,使得吸附在生长界面的Ga原子具有较长的迁移时间移动到能量较低(即更加稳定)的晶格格点位置;另一方面,合理调控Ga源的流量以及通入时间能够使生长表面形成金属双原子层结构,降低扩散势垒,进一步增加Ga原子在表面的迁移长度。(2)对于已经生成的堆垛层错及相关缺陷,这种生长源通入方式能增加相关缺陷被消除的几率。通入Ga源的过程中伴随着InGaN材料的分解,堆垛层错及相关缺陷作为不稳定结构在该过程中更容易被解离。(3)这种生长源通入方式在增强位于生长界面上的Ga吸附原子迁移的同时不会增强In原子的迁移,从而可避免加重In原子偏析到堆垛层错及相关缺陷以及V-pits等缺陷附近造成In组分分布不均匀。此外,降低的堆垛层错及相关缺陷也使得In组分的分布更加均匀。(4)In源和Ga源同属于III族金属源,两者分别通入生长腔室还可缓解与N原子成键的竞争关系,提高Ga源的利用率。The present invention adopts the Ga migration enhanced epitaxy method to prepare the InGaN epitaxial layer. In the single growth cycle of the InGaN epitaxial layer, the Ga source is connected or kept connected when the N source and the In source are turned off at the same time. From the perspective of the growth mechanism, it has the following advantages : (1) This growth method can effectively increase the migration length of Ga atoms and hinder the generation of stacking faults and related defects. On the one hand, since the Ga source is not accompanied by the N source, the bonding probability of the Ga atoms adsorbed on the surface and the N atoms is small, so that the Ga atoms adsorbed on the growth interface have a longer migration time to move to a lower energy (i.e. more stable) lattice point position; on the other hand, rationally controlling the flow rate of the Ga source and the access time can make the growth surface form a metal biatomic layer structure, reduce the diffusion barrier, and further increase the migration length of Ga atoms on the surface . (2) For the stacking faults and related defects that have been generated, this growth source access method can increase the probability of eliminating related defects. The process of feeding the Ga source is accompanied by the decomposition of the InGaN material, and stacking faults and related defects are more likely to be dissociated as unstable structures during this process. (3) This growth source access method enhances the migration of Ga adatoms located on the growth interface without enhancing the migration of In atoms, thereby avoiding the aggravation of In atom segregation to stacking faults and related defects and V-pits Inhomogeneous distribution of In components is caused by the vicinity of such defects. In addition, the reduced stacking faults and related defects also lead to a more uniform distribution of In components. (4) The In source and the Ga source both belong to the Group III metal source, and the two are separately connected to the growth chamber, which can also alleviate the competition relationship with the N atom for bonding, and improve the utilization rate of the Ga source.

综上所述,采用本发明中提供的Ga迁移增强外延方法制备得到的InGaN外延层,可以从多方面降低InGaN材料的堆垛层错及相关缺陷、抑制In组分波动,从而有效提高材料的光电性质和结构性质,同时还可以提高Ga源的利用率。本发明提供的InGaN半导体材料,具有堆垛层错及相关缺陷少、In组分分布均匀、结晶质量高和光学性质良好的优点。In summary, the InGaN epitaxial layer prepared by the Ga migration-enhanced epitaxy method provided in the present invention can reduce stacking faults and related defects of InGaN materials from many aspects, and suppress In composition fluctuations, thereby effectively improving the Photoelectric properties and structural properties, while also improving the utilization of Ga sources. The InGaN semiconductor material provided by the invention has the advantages of less stacking faults and related defects, uniform distribution of In components, high crystal quality and good optical properties.

进一步的,所述InGaN半导体材料包括位于InGaN外延层下方的底层材料,所述底层材料可以为蓝宝石、硅、碳化硅、氮化镓、氮化铝或氧化锌组成的衬底或模板,或为在蓝宝石、硅、碳化硅、氮化镓、氮化铝或氧化锌组成的衬底或模板上进一步生长氮化镓、氮化铝或III-V族化合物半导体材料组成的超晶格或组分渐变而形成的过渡层或缓冲层。本发明所提供的InGaN半导体材料对于生长所述InGaN外延层所采用的底层材料不做要求,具有普适性。Further, the InGaN semiconductor material includes an underlying material located under the InGaN epitaxial layer, and the underlying material may be a substrate or template composed of sapphire, silicon, silicon carbide, gallium nitride, aluminum nitride or zinc oxide, or be On the substrate or template composed of sapphire, silicon, silicon carbide, gallium nitride, aluminum nitride or zinc oxide, a superlattice or component composed of gallium nitride, aluminum nitride or III-V compound semiconductor materials is further grown Gradient transition layer or buffer layer. The InGaN semiconductor material provided by the present invention has no requirement on the underlying material used for growing the InGaN epitaxial layer, and has universal applicability.

进一步的,所述InGaN外延层的In组分x覆盖范围为0<x<100%。本发明提供的InGaN半导体材料的In组分可以覆盖很宽的范围,In组分x在0~100%范围内的任意In组分InGaN材料均可由本发明提供的Ga迁移增强外延方法制备。Further, the coverage range of the In composition x of the InGaN epitaxial layer is 0<x<100%. The In composition of the InGaN semiconductor material provided by the present invention can cover a wide range, and the InGaN material with any In composition x in the range of 0-100% can be prepared by the Ga migration enhanced epitaxy method provided by the present invention.

进一步的,所述InGaN外延层的In组分通过调节Ga源、In源和N源流量或单个周期内Ga源、In源和N源的通入和中断时间实现组分调控。具体的,可通过增大In源和N源的流量,减小Ga源的的流量,来增加In组分;也可通过增大In源和N源的通入时间,减小Ga源的通入时间,来增加In组分。Further, the In composition of the InGaN epitaxial layer is controlled by adjusting the flows of the Ga source, the In source and the N source or the opening and closing time of the Ga source, the In source and the N source in a single cycle. Specifically, the In composition can be increased by increasing the flow of the In source and the N source and decreasing the flow of the Ga source; it is also possible to reduce the flow of the Ga source by increasing the flow time of the In source and the N source. Into the time, to increase the In composition.

进一步的,所述InGaN外延层的总厚度为0.5nm~2μm,单个周期厚度为0.5~6nm。所述InGaN外延层由若干生长周期构成,所述InGaN外延层总厚度为0.5nm~2μm范围内的任一厚度,单个周期厚度为0.5~6nm范围内的任一厚度。Further, the total thickness of the InGaN epitaxial layer is 0.5 nm-2 μm, and the thickness of a single period is 0.5-6 nm. The InGaN epitaxial layer is composed of several growth periods, the total thickness of the InGaN epitaxial layer is any thickness in the range of 0.5nm-2μm, and the thickness of a single period is any thickness in the range of 0.5-6nm.

进一步的,所述InGaN半导体材料的导电类型为非故意掺杂、受主补偿本征型、n型掺杂或p型掺杂。具体的,当没有通入掺杂源时采用Ga迁移增强外延方法制备的InGaN半导体材料为非故意掺杂类型;当通入少量的镁、锌、碳等受主掺杂源时制备的InGaN半导体材料为受主补偿本征型;当通入硅、氧、碳等施主掺杂源时制备的InGaN半导体材料为n型掺杂类型;当通入较多的镁、锌、碳等受主掺杂源时制备的InGaN半导体材料为p型掺杂类型。Further, the conductivity type of the InGaN semiconductor material is unintentional doping, acceptor compensation intrinsic type, n-type doping or p-type doping. Specifically, the InGaN semiconductor material prepared by the Ga migration enhanced epitaxy method is an unintentional doping type when no doping source is introduced; the InGaN semiconductor prepared when a small amount of acceptor doping sources such as magnesium, zinc, and carbon is introduced The material is the intrinsic type of acceptor compensation; when silicon, oxygen, carbon and other donor doping sources are introduced, the InGaN semiconductor material prepared is n-type doping type; when more acceptor doping sources such as magnesium, zinc and carbon are introduced The InGaN semiconductor material prepared when the impurity source is used is a p-type doping type.

本发明的另一个目的在于提供一种InGaN半导体材料的外延制备方法,单个周期内InGaN外延层生长所用的N源和In源同时通入或中断,Ga源的通入时序为以下两种方式:Another object of the present invention is to provide a method for epitaxial preparation of InGaN semiconductor materials. In a single cycle, the N source and the In source used for the growth of the InGaN epitaxial layer are simultaneously connected or interrupted, and the timing of the Ga source is provided in the following two ways:

(1)同时通入N源和In源时不通入Ga源,生长一段时间的InN,然后在同时中断N源和In源时再通入Ga源,形成InGaN,这两部分构成一个生长周期;(1) When the N source and the In source are connected at the same time, the Ga source is not connected, and InN is grown for a period of time, and then the Ga source is connected when the N source and the In source are interrupted at the same time to form InGaN. These two parts constitute a growth cycle;

(2)Ga源与N源和In源一起通入,然后再同时中断N源和In源,在InGaN生长过程中,Ga源从不中断,N源和In源同时通入和同时中断构成一个生长周期。(2) The Ga source is connected together with the N source and the In source, and then the N source and the In source are interrupted at the same time. During the InGaN growth process, the Ga source is never interrupted, and the N source and the In source are simultaneously connected and interrupted to form a livespan.

本发明所提供的一种InGaN半导体材料的外延制备方法具有抑制甚至消除材料自身固有的引发上述材料问题的因素,其对底层衬底、模板或缓冲层不做任何要求,任何形式的衬底、模板或缓冲层都能够采用这种Ga迁移增强外延方法来改善InGaN半导体材料的质量,该方法具有普适性,应用范围广。The epitaxial preparation method of an InGaN semiconductor material provided by the present invention can suppress or even eliminate the factors inherent in the material itself that cause the above-mentioned material problems. It does not make any requirements for the underlying substrate, template or buffer layer. Any form of substrate, Both the template and the buffer layer can use this Ga migration enhanced epitaxy method to improve the quality of the InGaN semiconductor material. This method is universal and has a wide range of applications.

进一步的,所述InGaN外延层的生长方法为金属有机物化学气相沉积法或分子束外延法。需要说明的是,所述InGaN外延层的制备方法可以采用金属有机物化学气相沉积法或分子束外延法,但是不限于采用这种方法,只要是能够采用本发明中提供的Ga迁移增强外延方法来制备InGaN外延层的方法都在本发明的保护范围内。Further, the growth method of the InGaN epitaxial layer is metal-organic chemical vapor deposition or molecular beam epitaxy. It should be noted that the preparation method of the InGaN epitaxial layer can be metal-organic chemical vapor deposition or molecular beam epitaxy, but it is not limited to this method, as long as the Ga migration-enhanced epitaxy method provided in the present invention can be used. Methods for preparing InGaN epitaxial layers are all within the protection scope of the present invention.

本发明的第三个目的,采用以上外延制备方法制备的InGaN半导体材料应用于光电器件中。由于InGaN半导体材料的应用广泛,可以用于制作各种类型的器件,在所有应用中,InGaN半导体材料凡是采用本发明提供的Ga迁移增强外延方法制备,均属于本专利保护范围。实际使用时,可以将采用上述方法制备的半导体材料制作成各种类型的器件,如PIN结构光电器件或GaN/InGaN多量子阱结构,本发明的一个目的也在于保护采用这种方法制备的InGaN半导体材料应用于光电器件中。The third object of the present invention is to apply the InGaN semiconductor material prepared by the above epitaxial preparation method to optoelectronic devices. Because InGaN semiconductor materials are widely used and can be used to make various types of devices, in all applications, InGaN semiconductor materials that are prepared by the Ga migration enhanced epitaxy method provided by the present invention fall within the protection scope of this patent. In actual use, the semiconductor materials prepared by the above method can be made into various types of devices, such as PIN structure optoelectronic devices or GaN/InGaN multiple quantum well structures. One purpose of the present invention is also to protect the InGaN prepared by this method. Semiconductor materials are used in optoelectronic devices.

与现有技术相比,本发明的有益效果为:Compared with prior art, the beneficial effect of the present invention is:

本发明所述一种InGaN半导体材料及其外延制备方法,采用Ga迁移增强外延方法制备InGaN半导体材料,不仅能从多方面抑制堆垛层错及相关缺陷、抑制In组分波动,从而改善InGaN半导体材料的结构性质和光学性质,同时还可以提高Ga源的利用率;而且,该方法不仅适用于量子阱结构,也适用于各种厚度各种In组分的InGaN材料,且对底层衬底、模板或缓冲层不做任何要求,适用范围广阔;另外,采用所述外延方法制备的InGaN半导体材料缺陷密度低、结晶质量高、In组分分布均匀、光学性质良好。The InGaN semiconductor material and its epitaxial preparation method described in the present invention adopt the Ga migration enhanced epitaxy method to prepare the InGaN semiconductor material, which can not only suppress stacking faults and related defects from many aspects, and suppress In composition fluctuations, thereby improving the InGaN semiconductor The structural properties and optical properties of the material can also improve the utilization rate of the Ga source; moreover, this method is not only applicable to the quantum well structure, but also applicable to InGaN materials with various thicknesses and various In compositions, and it is also suitable for the underlying substrate, There is no requirement on the template or the buffer layer, and the scope of application is wide; in addition, the InGaN semiconductor material prepared by the epitaxial method has low defect density, high crystal quality, uniform distribution of In components, and good optical properties.

附图说明Description of drawings

图1为本发明实施例1中InGaN半导体材料的结构示意图。FIG. 1 is a schematic diagram of the structure of an InGaN semiconductor material in Embodiment 1 of the present invention.

图2是本发明实施例1中采用Ga迁移增强外延方法的时序示意图。FIG. 2 is a schematic timing diagram of the Ga migration-enhanced epitaxy method used in Embodiment 1 of the present invention.

图3为本发明实施例1制备的InGaN薄膜和采用传统连续方法生长的InGaN薄膜的表面形貌对比图,以及沟槽缺陷的HAADF-STEM测试结果,其中,图3(a)实施例1制备的InGaN薄膜的表面形貌图,图3(b)为传统连续生长的InGaN薄膜的表面形貌图,图3(c)为连续生长的InGaN薄膜中沟槽缺陷的HAADF-STEM结果。Figure 3 is a comparison of the surface morphology of the InGaN film prepared in Example 1 of the present invention and the InGaN film grown by a traditional continuous method, and the HAADF-STEM test results of groove defects, wherein Figure 3(a) is prepared in Example 1 Figure 3(b) is the surface topography of the traditional continuous growth InGaN film, and Figure 3(c) is the HAADF-STEM result of trench defects in the continuous growth InGaN film.

图4为本发明实施例2中InGaN半导体材料的结构示意图。FIG. 4 is a schematic diagram of the structure of the InGaN semiconductor material in Embodiment 2 of the present invention.

图5为本发明实施例2中采用Ga迁移增强外延方法的时序示意图。FIG. 5 is a schematic timing diagram of using the Ga migration enhanced epitaxy method in Embodiment 2 of the present invention.

图6为本发明实施例4中采用Ga迁移增强外延方法生长的InGaN材料用于制作PIN结构光电器件的示意图。FIG. 6 is a schematic diagram of InGaN material grown by the Ga migration enhanced epitaxy method in Example 4 of the present invention for making a PIN structure optoelectronic device.

图7为本发明实施例5中采用Ga迁移增强外延方法生长的InGaN材料用于制作GaN/InGaN多量子阱结构光电器件的示意图;7 is a schematic diagram of the InGaN material grown by the Ga migration-enhanced epitaxy method in Example 5 of the present invention for making a GaN/InGaN multi-quantum well structure optoelectronic device;

具体实施方式Detailed ways

本发明附图仅用于示例性说明,不能理解为对本发明的限制。为了更好说明以下实施例,附图某些部件会有省略、放大或缩小,并不代表实际产品的尺寸;对于本领域技术人员来说,附图中某些公知结构及其说明可能省略是可以理解的。The accompanying drawings of the present invention are only for illustrative purposes, and should not be construed as limiting the present invention. In order to better illustrate the following embodiments, some components in the drawings will be omitted, enlarged or reduced, and do not represent the size of the actual product; for those skilled in the art, some known structures and their descriptions in the drawings may be omitted. understandable.

实施例1Example 1

如图1所示,本实施例提供了一种InGaN半导体材料,包括衬底201,以及自下而上生长在衬底201上的成核层202、缓冲层203、InGaN外延层204。所述InGaN外延层204采用Ga迁移增强外延方法制备,采用如图2所示的时序分别通入In源、N源和Ga源,即单个周期内不分先后由以下两个过程构成:As shown in FIG. 1 , this embodiment provides an InGaN semiconductor material, including a substrate 201 , and a nucleation layer 202 , a buffer layer 203 , and an InGaN epitaxial layer 204 grown on the substrate 201 from bottom to top. The InGaN epitaxial layer 204 is prepared by a Ga migration-enhanced epitaxy method, and the In source, N source and Ga source are respectively fed into the time sequence shown in FIG. 2 , that is, a single cycle consists of the following two processes in no particular order:

(1)同时通入In源和N源,Ga源中断,生长InN;(1) The In source and the N source are connected at the same time, the Ga source is interrupted, and InN is grown;

(2)同时中断In源和N源,通入Ga源,使Ga并入晶格,形成InGaN;(2) Simultaneously interrupt the In source and the N source, and connect the Ga source, so that Ga can be incorporated into the crystal lattice to form InGaN;

进一步的,所述InGaN外延层204的In组分含量为14%。Further, the In component content of the InGaN epitaxial layer 204 is 14%.

进一步的,所述InGaN外延层204的单个周期厚度为0.7nm。Further, the thickness of a single period of the InGaN epitaxial layer 204 is 0.7 nm.

进一步的,所述InGaN外延层204的周期数为200个,总厚度为140nm。Further, the number of periods of the InGaN epitaxial layer 204 is 200, and the total thickness is 140 nm.

进一步的,所述InGaN外延层204的导电类型为非故意掺杂型。Further, the conductivity type of the InGaN epitaxial layer 204 is unintentionally doped.

进一步的,所述衬底201为c面蓝宝石衬底。Further, the substrate 201 is a c-plane sapphire substrate.

进一步的,所述成核层202为低温GaN成核层,厚度为30nm,生长温度为536℃。Further, the nucleation layer 202 is a low temperature GaN nucleation layer with a thickness of 30nm and a growth temperature of 536°C.

进一步的,所述缓冲层203为高温GaN缓冲层,厚度为3μm,生长温度为1069℃。Further, the buffer layer 203 is a high-temperature GaN buffer layer with a thickness of 3 μm and a growth temperature of 1069° C.

所述InGaN半导体材料的外延制备过程,包括以下步骤:The epitaxial preparation process of the InGaN semiconductor material comprises the following steps:

步骤1:选择c面蓝宝石作为衬底201材料,并将其置于H2环境刻蚀5min,刻蚀完成后在NH3环境中氮化;Step 1: select c-plane sapphire as the material of the substrate 201, place it in an H 2 environment and etch it for 5 minutes, and nitride it in an NH 3 environment after the etching is completed;

步骤2:在衬底201上外延生长低温GaN成核层202,其厚度为30nm;Step 2: epitaxially growing a low-temperature GaN nucleation layer 202 on the substrate 201 with a thickness of 30 nm;

步骤3:在低温GaN成核层202上外延高温GaN缓冲层203,其厚度为3μm;Step 3: Epitaxial high-temperature GaN buffer layer 203 on the low-temperature GaN nucleation layer 202, the thickness of which is 3 μm;

步骤4:在高温GaN缓冲层203上采用Ga迁移增强外延方法,具体采用如图2中的时序制备InGaN外延层204。制备过程中除了Ga源、In源和N源的通入或中断外,其它外延参数可保持不变。先关闭Ga源,且同时通入In源和N源,生长一段时间InN;其后,同时关闭In源和N源,通入Ga源,通过控制通入时间的长短形成目标In组分为14%的InGaN薄膜。这两个部分构成了一个生长周期,重复这个生长周期200次,即可制备140nm厚的In组分为14%的InGaN外延层204。Step 4: On the high-temperature GaN buffer layer 203, a Ga migration-enhanced epitaxy method is adopted, specifically, the InGaN epitaxial layer 204 is prepared using the sequence shown in FIG. 2 . In addition to the Ga source, In source and N source being connected or interrupted during the preparation process, other epitaxial parameters can be kept unchanged. First turn off the Ga source, and feed the In source and the N source at the same time, and grow InN for a period of time; then, turn off the In source and the N source at the same time, feed the Ga source, and form the target In composition of 14 by controlling the length of the feed time. % InGaN film. These two parts constitute a growth cycle, which can be repeated 200 times to prepare an InGaN epitaxial layer 204 with a thickness of 140 nm and an In composition of 14%.

进一步的,所述InGaN外延层204的外延生长方法为金属有机物化学气相沉积法。Further, the epitaxial growth method of the InGaN epitaxial layer 204 is a metal-organic chemical vapor deposition method.

如图3所示,给出了采用本实施例提供的Ga迁移增强外延方法制备的InGaN外延层的表面形貌以及HAADF-STEM测试结果,为方便比较,传统连续生长的InGaN样品的表面形貌也在图中加以显示。HAADF-STEM结果表明,沟槽缺陷下存在堆垛层错;两个样品的表面形貌变化证明Ga迁移增强外延方法能够有效抑制InGaN材料的堆垛层错及相关缺陷。As shown in Figure 3, the surface morphology of the InGaN epitaxial layer prepared by the Ga migration-enhanced epitaxy method provided in this example and the HAADF-STEM test results are given. For the convenience of comparison, the surface morphology of the traditional continuous growth InGaN sample are also shown in the figure. HAADF-STEM results show that there are stacking faults under the trench defects; the surface morphology changes of the two samples prove that the Ga migration enhanced epitaxy method can effectively suppress the stacking faults and related defects of InGaN materials.

实施例2Example 2

如图4所示,本实施例提供了一种InGaN半导体材料,包括衬底401,以及自下而上生长在衬底401上的成核层402、缓冲层403、过渡层404、InGaN外延层405。所述InGaN外延层405采用Ga迁移增强外延方法制备,采用如图5所示的时序分别通入In源、N源和Ga源,即单个周期内不分先后由以下两个过程构成:As shown in FIG. 4, this embodiment provides an InGaN semiconductor material, including a substrate 401, and a nucleation layer 402, a buffer layer 403, a transition layer 404, and an InGaN epitaxial layer grown on the substrate 401 from bottom to top. 405. The InGaN epitaxial layer 405 is prepared by the Ga migration enhanced epitaxy method, and the In source, the N source, and the Ga source are respectively connected in the sequence shown in FIG. 5 , that is, a single cycle is composed of the following two processes in no particular order:

(1)同时通入In源,N源和Ga源;(1) Simultaneously feed In source, N source and Ga source;

(2)同时中断In源和N源,保持Ga源的通入。(2) Interrupt the In source and the N source at the same time, and keep the Ga source connected.

进一步的,所述InGaN外延层405的In组分为18%。Further, the In composition of the InGaN epitaxial layer 405 is 18%.

进一步的,所述InGaN外延层405的单个周期厚度为1nm。Further, the thickness of a single period of the InGaN epitaxial layer 405 is 1 nm.

进一步的,所述InGaN外延层405的周期数为150个,总厚度为150nm。Further, the number of periods of the InGaN epitaxial layer 405 is 150, and the total thickness is 150 nm.

进一步的,所述InGaN外延层405的导电类型为非故意掺杂型。Further, the conductivity type of the InGaN epitaxial layer 405 is unintentionally doped.

进一步的,所述衬底401为c面蓝宝石衬底。Further, the substrate 401 is a c-plane sapphire substrate.

进一步的,所述成核层402为低温GaN成核层,厚度为30nm,生长温度为536℃。Further, the nucleation layer 402 is a low temperature GaN nucleation layer with a thickness of 30nm and a growth temperature of 536°C.

进一步的,所述缓冲层403为高温GaN缓冲层,厚度为2.5μm,生长温度为1069℃。Further, the buffer layer 403 is a high-temperature GaN buffer layer with a thickness of 2.5 μm and a growth temperature of 1069° C.

进一步的,所述过渡层404可以为低In组分InGaN层,In组分渐变InGaN层,III-V族化合物超晶格层。本实施例选用低In组分InGaN层,其厚度为40nm,In组分为7%。Further, the transition layer 404 may be an InGaN layer with a low In composition, an InGaN layer with a graded In composition, or a III-V compound superlattice layer. In this embodiment, an InGaN layer with a low In composition is selected, its thickness is 40 nm, and the In composition is 7%.

所述InGaN半导体材料的外延制备,包括以下步骤:The epitaxial preparation of the InGaN semiconductor material comprises the following steps:

步骤1:选择c面蓝宝石作为衬底401材料,并将其置于H2环境刻蚀5min,刻蚀完成后在NH3环境中氮化;Step 1: select c-plane sapphire as the material of the substrate 401, place it in an H2 environment for etching for 5 minutes, and nitride it in an NH3 environment after the etching is completed;

步骤2:在衬底401上外延生长低温GaN成核层402,其厚度为30nm;Step 2: epitaxially growing a low-temperature GaN nucleation layer 402 on the substrate 401 with a thickness of 30 nm;

步骤3:在低温GaN成核层402上外延高温GaN缓冲层403,其厚度为2.5μm;Step 3: Epitaxial high-temperature GaN buffer layer 403 on the low-temperature GaN nucleation layer 402, the thickness of which is 2.5 μm;

步骤4:在高温GaN缓冲层403上生长低In组分InGaN过渡层404,其In组分为7%,厚度为40nm;Step 4: growing a low-In composition InGaN transition layer 404 on the high-temperature GaN buffer layer 403, with an In composition of 7% and a thickness of 40 nm;

步骤5:在低In组分InGaN过渡层404上采用Ga迁移增强外延方法,具体采用如图5中的时序制备InGaN外延层405。制备过程中除了In源和N源的通入或中断外,其它外延参数可保持不变。在同时通入Ga源、In源和N源一段时间后,再中断In源和N源,保持Ga源的继续通入,通过控制Ga源通入时间实现目标In组分。这两个部分构成一个生长周期,重复这个生长周期150次,即可制备150nm厚的In组分为18%的InGaN外延层405。Step 5: using a Ga migration enhanced epitaxy method on the low-In composition InGaN transition layer 404 , specifically using the sequence shown in FIG. 5 to prepare an InGaN epitaxial layer 405 . Except for the connection or interruption of the In source and the N source, other epitaxy parameters can remain unchanged during the preparation process. After feeding Ga source, In source and N source at the same time for a period of time, the In source and N source are interrupted, the Ga source continues to be fed, and the target In composition is achieved by controlling the Ga source feed time. These two parts constitute a growth cycle, repeat this growth cycle 150 times, and then a 150 nm thick InGaN epitaxial layer 405 with an In composition of 18% can be prepared.

进一步的,所述InGaN外延层405的外延生长方法为金属有机物化学气相沉积。Further, the epitaxial growth method of the InGaN epitaxial layer 405 is metal-organic chemical vapor deposition.

实施例3Example 3

本实施例与实施例1不同之处在于:所述InGaN外延层的导电类型为p型;所述InGaN外延层单个周期的生长厚度为0.5nm,材料总厚度为100nm。制备过程中,步骤4由200个周期的Ga迁移增强外延构成,在生长过程中,通入受主掺杂源镁源,镁源的通入方式可以为持续通入,也可以是脉冲通入。The difference between this embodiment and embodiment 1 lies in that: the conductivity type of the InGaN epitaxial layer is p-type; the growth thickness of a single period of the InGaN epitaxial layer is 0.5 nm, and the total material thickness is 100 nm. During the preparation process, step 4 consists of 200 cycles of Ga migration-enhanced epitaxy. During the growth process, the acceptor doping source magnesium source is introduced. The magnesium source can be introduced continuously or pulsed. .

进一步的,所述InGaN外延层的外延生长方法采用分子束外延法。Further, the epitaxial growth method of the InGaN epitaxial layer adopts molecular beam epitaxy.

实施例4Example 4

如图6所示,本实施例提供了所述InGaN半导体材料的一种典型应用,即利用InGaN半导体材料制作PIN结构光电器件,PIN结构器件由底层材料501、n型层502,InGaN外延层503,以及p型层504构成。As shown in Figure 6, this embodiment provides a typical application of the InGaN semiconductor material, that is, to make a PIN structure optoelectronic device using the InGaN semiconductor material. , and the p-type layer 504 constitutes.

进一步的,所述底层材料501可以为各种各样的衬底、模板或缓冲层。更具体的,本实施例选用高温GaN缓冲层。Further, the underlying material 501 may be various substrates, templates or buffer layers. More specifically, in this embodiment, a high-temperature GaN buffer layer is selected.

进一步的,所述n型层502可以为n型GaN材料,也可以为n型InGaN材料或其他n型材料。更具体的,本实施例选用n型GaN材料,其厚度为500nm,掺杂源为硅源。Further, the n-type layer 502 may be an n-type GaN material, or an n-type InGaN material or other n-type materials. More specifically, in this embodiment, an n-type GaN material is selected, the thickness of which is 500 nm, and the doping source is a silicon source.

进一步的,所述InGaN外延层503采用Ga迁移增强外延方法制备,可采用如图2中的时序,也可采用如图5中的时序分别通入In源、N源和Ga源。制备过程中可以不通入任何掺杂源,形成非故意掺杂型InGaN材料,也可以通入少量的受主性质的掺杂源,形成受主补偿本征型材料。更具体的,本实施例选用如图2中的时序,制备非故意掺杂型InGaN外延层,单个周期的厚度为0.7nm,总厚度为140nm,In组分为14%。Further, the InGaN epitaxial layer 503 is prepared by a Ga migration enhanced epitaxy method, and the timing as shown in FIG. 2 can be adopted, or the timing as shown in FIG. 5 can be used to feed In source, N source and Ga source respectively. During the preparation process, no dopant source may be introduced to form an unintentionally doped InGaN material, or a small amount of acceptor-type dopant source may be introduced to form an acceptor-compensated intrinsic type material. More specifically, in this embodiment, the sequence shown in FIG. 2 is used to prepare an unintentionally doped InGaN epitaxial layer. The thickness of a single period is 0.7 nm, the total thickness is 140 nm, and the In composition is 14%.

进一步的,所述p型层504可以为p型GaN材料,也可以为p型InGaN材料或其他p型材料。更具体的,本实施例选用p型GaN材料,其厚度为100nm,掺杂源为镁源。Further, the p-type layer 504 may be a p-type GaN material, or a p-type InGaN material or other p-type materials. More specifically, in this embodiment, a p-type GaN material is selected, the thickness of which is 100 nm, and the dopant source is a magnesium source.

所述PIN结构光电器件的制备过程包含以下步骤:The preparation process of the PIN structure optoelectronic device comprises the following steps:

步骤1:选用高温GaN缓冲层作为底层材料501;Step 1: Selecting a high-temperature GaN buffer layer as the underlying material 501;

步骤2:在底层材料501上生长n型层502,具体的,所述n型层502采用n型GaN材料,其厚度为500nm;Step 2: growing an n-type layer 502 on the underlying material 501, specifically, the n-type layer 502 is an n-type GaN material with a thickness of 500 nm;

步骤3:在n型层502上生长InGaN外延层503,该层采用所述Ga迁移增强外延方法制备,采用图2中的时序制备非故意掺杂型InGaN外延层,单个周期的厚度为0.7nm,周期数为200个,总厚度为140nm,In组分为14%;Step 3: growing an InGaN epitaxial layer 503 on the n-type layer 502, this layer is prepared by the Ga migration enhanced epitaxy method, and the unintentionally doped InGaN epitaxial layer is prepared by using the sequence in Figure 2, and the thickness of a single period is 0.7nm , the number of periods is 200, the total thickness is 140nm, and the In component is 14%;

步骤4:在InGaN外延层503上生长p型层504,具体的,所述p型层504采用p型GaN材料,其厚度为100nm;Step 4: growing a p-type layer 504 on the InGaN epitaxial layer 503, specifically, the p-type layer 504 is made of a p-type GaN material with a thickness of 100 nm;

进一步的,所述InGaN外延层503的外延生长方法为金属有机物化学气相沉积法。Further, the epitaxial growth method of the InGaN epitaxial layer 503 is a metal-organic chemical vapor deposition method.

实施例5Example 5

如图7所示,本实施例提供了所述InGaN半导体材料的另一种典型应用,利用InGaN半导体材料制作GaN/InGaN多量子阱结构,其包括底层材料601,n型层602,GaN/InGaN多量子阱603,电子阻挡层604,p型层605。As shown in Figure 7, this embodiment provides another typical application of the InGaN semiconductor material, using the InGaN semiconductor material to make a GaN/InGaN multi-quantum well structure, which includes a bottom material 601, an n-type layer 602, GaN/InGaN Multiple quantum wells 603 , electron blocking layer 604 , and p-type layer 605 .

进一步的,所述底层材料601可以为各种各样的衬底、模板或缓冲层。更具体的,本实施例选用高温GaN缓冲层。Further, the underlying material 601 may be various substrates, templates or buffer layers. More specifically, in this embodiment, a high-temperature GaN buffer layer is selected.

进一步的,所述n型层602可以为n型GaN材料,也可以为n型InGaN材料或其他n型材料。更具体的,本实施例选用n型GaN材料,其厚度为500nm,掺杂源为硅源。Further, the n-type layer 602 may be an n-type GaN material, or an n-type InGaN material or other n-type materials. More specifically, in this embodiment, an n-type GaN material is selected, the thickness of which is 500 nm, and the doping source is a silicon source.

进一步的,所述GaN/InGaN多量子阱603由若干个周期的GaN势垒层和InGaN势阱层构成,在每一个周期中,GaN势垒层厚度为5~20nm,其可以掺杂施主杂质也可以不掺杂施主杂质,InGaN势阱层厚度为1~10nm,可以不通入任何掺杂源,形成非故意掺杂型InGaN材料,也可以通入少量的受主性质的掺杂源,形成受主补偿本征型材料。InGaN势阱层采用所述Ga迁移增强外延方法制备,可采用如图2中的时序,也可采用如图5中的时序分别通入In源、N源和Ga源。更具体的,本实施例选用如图2中的时序制备非故意掺杂的InGaN势阱,在单个的InGaN势阱层制备过程中,Ga迁移增强外延的周期厚度为0.5nm,周期重复数为5个,总厚度为2.5nm,InGaN势阱层In组分为25%。Further, the GaN/InGaN multiple quantum well 603 is composed of several periods of GaN barrier layers and InGaN potential well layers. In each period, the thickness of the GaN barrier layer is 5-20 nm, which can be doped with donor impurities It is also possible not to dope donor impurities, and the thickness of the InGaN potential well layer is 1 to 10nm. It is not necessary to introduce any doping source to form an unintentionally doped InGaN material, or to introduce a small amount of acceptor-type doping source to form Acceptor compensated intrinsic type materials. The InGaN potential well layer is prepared by the Ga migration-enhanced epitaxy method, and the timing shown in FIG. 2 can be adopted, or the timing shown in FIG. 5 can be used to feed In source, N source and Ga source respectively. More specifically, in this embodiment, the unintentionally doped InGaN potential well is prepared in the sequence shown in Figure 2. During the preparation of a single InGaN potential well layer, the thickness of the Ga migration-enhanced epitaxy cycle is 0.5 nm, and the cycle repetition number is 5, the total thickness is 2.5nm, and the In composition of the InGaN potential well layer is 25%.

进一步的,所述电子阻挡层604可以为p型AlGaN材料,也可以为组分渐变AlGaN材料或AlInGaN/GaN超晶格材料。更具体的,本实施例选用p型AlGaN材料,Al组分为30%,厚度为30nm,空穴浓度为3×1017cm-3Further, the electron blocking layer 604 may be a p-type AlGaN material, or a composition graded AlGaN material or an AlInGaN/GaN superlattice material. More specifically, in this embodiment, a p-type AlGaN material is selected, the Al composition is 30%, the thickness is 30 nm, and the hole concentration is 3×10 17 cm −3 .

进一步的,所述p型层605可以为p型GaN材料,也可以为p型InGaN材料或其他p型材料。更具体的,本实施例选用p型GaN材料,其厚度为100nm,掺杂源为镁源。Further, the p-type layer 605 may be a p-type GaN material, or a p-type InGaN material or other p-type materials. More specifically, in this embodiment, a p-type GaN material is selected, the thickness of which is 100 nm, and the dopant source is a magnesium source.

所述GaN/InGaN多量子阱结构的制备过程包含以下步骤:The preparation process of the GaN/InGaN multi-quantum well structure comprises the following steps:

步骤1:选用高温GaN缓冲层作为底层材料601;Step 1: selecting a high-temperature GaN buffer layer as the underlying material 601;

步骤2:在底层材料601上生长n型层602,具体的,所述n型层602为n型GaN材料,其厚度为500nm;Step 2: growing an n-type layer 602 on the underlying material 601, specifically, the n-type layer 602 is an n-type GaN material with a thickness of 500 nm;

步骤3:在n型层602上生长GaN/InGaN多量子阱603,具体过程如下:Step 3: growing GaN/InGaN multiple quantum wells 603 on the n-type layer 602, the specific process is as follows:

(1)外延生长势垒层GaN,其厚度可以为5~20nm,更为具体的,本实施例中势垒层GaN厚度为7.5nm;(1) epitaxial growth barrier layer GaN, its thickness can be 5-20nm, more specifically, the thickness of barrier layer GaN in this embodiment is 7.5nm;

(2)外延生长势阱层InGaN半导体材料,采用Ga迁移增强外延方法,如图2中的时序制备,Ga迁移增强的周期厚度为0.5nm,总厚度为2.5nm,制备的InGaN势阱层In组分为25%;(2) Epitaxial growth potential well layer InGaN semiconductor material, using Ga migration enhanced epitaxy method, as shown in the sequence preparation in Figure 2, the periodic thickness of Ga migration enhancement is 0.5nm, the total thickness is 2.5nm, the prepared InGaN potential well layer In The composition is 25%;

(3)重复(1)和(2)若干次,即可制备GaN/InGaN多量子阱603;(3) Repeat (1) and (2) several times to prepare GaN/InGaN multiple quantum wells 603;

步骤4:在GaN/InGaN多量子阱603上生长电子阻挡层604,具体的,所述电子阻挡层604采用p型AlGaN材料,Al组分为30%,厚度为30nm,空穴浓度为3×1017cm-3Step 4: growing an electron blocking layer 604 on the GaN/InGaN multiple quantum well 603, specifically, the electron blocking layer 604 is made of p-type AlGaN material, the Al composition is 30%, the thickness is 30nm, and the hole concentration is 3× 10 17 cm -3 ;

步骤5:在电子阻挡层604上生长p型层605,具体的,所述p型层605为p型GaN材料,其厚度为100nm。Step 5: growing a p-type layer 605 on the electron blocking layer 604, specifically, the p-type layer 605 is a p-type GaN material with a thickness of 100 nm.

显然,本发明的上述实施例仅仅是为清楚地说明本发明技术方案所作的举例,而并非是对本发明的具体实施方式的限定。凡在本发明权利要求书的精神和原则之内所作的任何修改、等同替换和改进等,均应包含在本发明权利要求的保护范围之内。Apparently, the above-mentioned embodiments of the present invention are only examples for clearly illustrating the technical solution of the present invention, rather than limiting the specific implementation manner of the present invention. Any modification, equivalent replacement and improvement made within the spirit and principle of the claims of the present invention shall be included in the protection scope of the claims of the present invention.

Claims (8)

1.一种InGaN半导体材料,包括InGaN外延层,所述InGaN外延层由若干生长周期构成,其特征在于,所述InGaN外延层采用Ga迁移增强外延方法制备,制备时通过对生长源通入量的周期性调制进行生长,在InGaN外延层的单个生长周期内向反应腔室同时通入或中断所用的N源和In源,而在同时中断和/或通入N源和In源时通入Ga源。1. A kind of InGaN semiconductor material, comprise InGaN epitaxial layer, described InGaN epitaxial layer is made up of several growth periods, it is characterized in that, described InGaN epitaxial layer adopts Ga migration enhanced epitaxy method to prepare, during preparation, pass to growth source feed amount The periodic modulation of the InGaN epitaxial layer is grown, and the N source and the In source used are simultaneously connected or interrupted to the reaction chamber within a single growth cycle of the InGaN epitaxial layer, and the Ga source. 2.根据权利要求1所述的一种InGaN半导体材料,其特征在于,所述InGaN外延层的In组分x覆盖范围为0<x<100%。2 . The InGaN semiconductor material according to claim 1 , wherein the coverage range of the In composition x of the InGaN epitaxial layer is 0<x<100%. 3.根据权利要求1或2所述的一种InGaN半导体材料,其特征在于,所述InGaN外延层的In组分通过调节Ga源、In源和N源流量或单个周期内Ga源、In源和N源的通入和中断时间实现组分调控。3. A kind of InGaN semiconductor material according to claim 1 or 2, is characterized in that, the In composition of described InGaN epitaxial layer is adjusted Ga source, In source and N source flow rate or Ga source, In source in a single cycle and N source on and off time to achieve component regulation. 4.根据权利要求1或2所述的一种InGaN半导体材料,其特征在于,所述InGaN外延层的总厚度为0.5nm~2μm,单个周期厚度为0.5~6nm。4. An InGaN semiconductor material according to claim 1 or 2, characterized in that the total thickness of the InGaN epitaxial layer is 0.5 nm-2 μm, and the thickness of a single period is 0.5-6 nm. 5.根据权利要求1或2所述的一种InGaN半导体材料,其特征在于,所述InGaN半导体材料的导电类型为非故意掺杂、受主补偿本征型、n型掺杂或p型掺杂。5. A kind of InGaN semiconductor material according to claim 1 or 2, is characterized in that, the conductivity type of described InGaN semiconductor material is unintentional doping, acceptor compensation intrinsic type, n-type doping or p-type doping miscellaneous. 6.根据权利要求1~5任一项所述的一种InGaN半导体材料的外延制备方法,其特征在于,单个周期内InGaN外延层生长所用的N源和In源同时通入或中断,Ga源的通入时序为以下两种方式:6. The epitaxial preparation method of a kind of InGaN semiconductor material according to any one of claims 1 to 5, characterized in that the N source and the In source used for the growth of the InGaN epitaxial layer in a single period are connected or interrupted at the same time, and the Ga source There are two ways to access the sequence: (1)同时通入N源和In源时不通入Ga源,生长一段时间的InN,然后在同时中断N源和In源时再通入Ga源,形成InGaN,这两部分构成一个生长周期;(1) When the N source and the In source are connected at the same time, the Ga source is not connected, and InN is grown for a period of time, and then the Ga source is connected when the N source and the In source are interrupted at the same time to form InGaN. These two parts constitute a growth cycle; (2)Ga源与N源和In源一起通入,然后再同时中断N源和In源,在InGaN生长过程中,Ga源从不中断,N源和In源同时通入和同时中断构成一个生长周期。(2) The Ga source is connected together with the N source and the In source, and then the N source and the In source are interrupted at the same time. During the InGaN growth process, the Ga source is never interrupted, and the N source and the In source are simultaneously connected and interrupted to form a livespan. 7.根据权利要求6所述的一种InGaN半导体材料的外延制备方法,其特征在于,所述InGaN外延层的生长方法为金属有机物化学气相沉积法或分子束外延法。7 . The epitaxial preparation method of an InGaN semiconductor material according to claim 6 , wherein the growth method of the InGaN epitaxial layer is a metal-organic chemical vapor deposition method or a molecular beam epitaxy method. 8.根据权利要求6所述的一种InGaN半导体材料的外延制备方法制备的InGaN半导体材料应用于光电器件中。8. The InGaN semiconductor material prepared by the epitaxial preparation method of an InGaN semiconductor material according to claim 6 is applied to an optoelectronic device.
CN201910667348.9A 2019-07-23 2019-07-23 A kind of InGaN semiconductor material and its epitaxial preparation method and application Active CN110610849B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910667348.9A CN110610849B (en) 2019-07-23 2019-07-23 A kind of InGaN semiconductor material and its epitaxial preparation method and application

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910667348.9A CN110610849B (en) 2019-07-23 2019-07-23 A kind of InGaN semiconductor material and its epitaxial preparation method and application

Publications (2)

Publication Number Publication Date
CN110610849A true CN110610849A (en) 2019-12-24
CN110610849B CN110610849B (en) 2021-11-02

Family

ID=68890231

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910667348.9A Active CN110610849B (en) 2019-07-23 2019-07-23 A kind of InGaN semiconductor material and its epitaxial preparation method and application

Country Status (1)

Country Link
CN (1) CN110610849B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113295616A (en) * 2021-03-30 2021-08-24 浙江大学杭州国际科创中心 Comprehensive test method for SiC wafer and epitaxial layer structure thereof
CN113493927A (en) * 2021-05-07 2021-10-12 中山大学 Method for preparing InGaN epitaxial layer

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001093838A (en) * 1999-09-21 2001-04-06 Hitachi Cable Ltd Method for producing compound semiconductor multilayer thin film
JP2003142404A (en) * 2001-11-08 2003-05-16 Nippon Telegr & Teleph Corp <Ntt> Method for manufacturing semiconductor device
US20070221948A1 (en) * 2006-03-20 2007-09-27 Choi Rak J Group III nitride semiconductor thin film and group III semiconductor light emitting device
CN101937954A (en) * 2010-07-05 2011-01-05 扬州中科半导体照明有限公司 Epitaxial growth method for improving inner quantum efficiency of GaN-based LED
CN102187482A (en) * 2008-10-20 2011-09-14 住友电气工业株式会社 Method for manufacturing nitride semiconductor light emitting element and method for manufacturing epitaxial wafer
CN104319330A (en) * 2014-10-17 2015-01-28 厦门乾照光电股份有限公司 Method for growing LED epitaxial structure with high-quality InGaN/GaN active layer
CN106756875A (en) * 2015-12-24 2017-05-31 中国科学院苏州纳米技术与纳米仿生研究所 The preparation method of InAlGaN series alloy materials

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001093838A (en) * 1999-09-21 2001-04-06 Hitachi Cable Ltd Method for producing compound semiconductor multilayer thin film
JP2003142404A (en) * 2001-11-08 2003-05-16 Nippon Telegr & Teleph Corp <Ntt> Method for manufacturing semiconductor device
US20070221948A1 (en) * 2006-03-20 2007-09-27 Choi Rak J Group III nitride semiconductor thin film and group III semiconductor light emitting device
CN102187482A (en) * 2008-10-20 2011-09-14 住友电气工业株式会社 Method for manufacturing nitride semiconductor light emitting element and method for manufacturing epitaxial wafer
CN101937954A (en) * 2010-07-05 2011-01-05 扬州中科半导体照明有限公司 Epitaxial growth method for improving inner quantum efficiency of GaN-based LED
CN104319330A (en) * 2014-10-17 2015-01-28 厦门乾照光电股份有限公司 Method for growing LED epitaxial structure with high-quality InGaN/GaN active layer
CN106756875A (en) * 2015-12-24 2017-05-31 中国科学院苏州纳米技术与纳米仿生研究所 The preparation method of InAlGaN series alloy materials

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
FABIEN MASSABUAU ET AL.: "Mechanisms preventing trench defect formation in InGaN/GaN quantum well structures using hydrogen during GaN barrier growth", 《PHYSICA STATUS SOLIDI B-BASIC SOLID STATE PHYSICS》 *
HAILONG WANG ET AL.: "Reduction of nonradiative recombination in InGaN epilayers grown with", 《APPLIED SURFACE SCIENCE》 *
MENG, FY ET AL.: "Stacking faults in quaternary InxAlyGa1-x-yN layers", 《ACTA MATERIALIA》 *
刘小桐: "表面等离激元增强InGaN探测器性能研究", 《中国博士学位论文全文数据库 信息科技辑》 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113295616A (en) * 2021-03-30 2021-08-24 浙江大学杭州国际科创中心 Comprehensive test method for SiC wafer and epitaxial layer structure thereof
CN113493927A (en) * 2021-05-07 2021-10-12 中山大学 Method for preparing InGaN epitaxial layer

Also Published As

Publication number Publication date
CN110610849B (en) 2021-11-02

Similar Documents

Publication Publication Date Title
CN101111945B (en) Nitride semiconductor device and method of growing nitride semiconductor crystal layer
CN102903615B (en) P-type GaN and AlGaN semiconductor material a kind of preparation method
CN116995153A (en) Buried activated p- (Al, in) GaN layer
CN103515495B (en) A method for growing GaN-based light-emitting diode chips
CN108987256B (en) Growth method of p-type AlGaN semiconductor material
CN103824917B (en) LED manufacturing method, LED and chip
CN117393667B (en) Light-emitting diode epitaxial wafer and preparation method thereof, LED
CN103441197B (en) A kind of GaN base LED epitaxial slice and preparation method thereof
CN115863503B (en) Deep ultraviolet LED epitaxial wafer, preparation method thereof and deep ultraviolet LED
CN116598396A (en) LED epitaxial wafer, preparation method thereof and LED
CN101636853B (en) P-type group III nitride semiconductor and group iii nitride semiconductor element
CN110610849A (en) A kind of InGaN semiconductor material and its epitaxial preparation method and application
CN118888658A (en) LED epitaxial wafer, epitaxial growth method and LED chip
CN103872204B (en) A kind of p-type interposed layer with loop structure and growing method
CN104966767B (en) A kind of growing method of GaN base light emitting epitaxial wafer
Ünal et al. Improved performance of near UV-blue n-ZnO/p-GaN heterostructure LED with an AlN electron blocking layer
CN116825919A (en) LED epitaxial wafer, preparation method thereof and LED
JP2007103955A (en) Nitride semiconductor and method for growing nitride semiconductor crystal layer
CN113493927B (en) Method for preparing InGaN epitaxial layer
CN113410350A (en) Deep ultraviolet light-emitting element and preparation method thereof
CN106206881A (en) A kind of preparation method of vertical structure LED blue light extension
CN101736398A (en) Method for growing AlInN monocrystal epitaxial film
CN105070804A (en) Epitaxial GaN structure with gallium droplets as buffer layer and preparation method thereof
CN116344691B (en) LED epitaxial wafer, preparation method thereof and LED
CN116525730B (en) A method for preparing a light-emitting diode epitaxial wafer and an epitaxial wafer

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant