CN110518026A - It is a kind of using TSV technology without back electrode photodetector array structure and preparation method thereof - Google Patents
It is a kind of using TSV technology without back electrode photodetector array structure and preparation method thereof Download PDFInfo
- Publication number
- CN110518026A CN110518026A CN201910808012.XA CN201910808012A CN110518026A CN 110518026 A CN110518026 A CN 110518026A CN 201910808012 A CN201910808012 A CN 201910808012A CN 110518026 A CN110518026 A CN 110518026A
- Authority
- CN
- China
- Prior art keywords
- silicon substrate
- semiconductor silicon
- electrode
- photodetector array
- tsv technology
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000005516 engineering process Methods 0.000 title claims abstract description 31
- 238000002360 preparation method Methods 0.000 title claims abstract description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 57
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 57
- 239000010703 silicon Substances 0.000 claims abstract description 57
- 239000000758 substrate Substances 0.000 claims abstract description 56
- 239000004065 semiconductor Substances 0.000 claims abstract description 51
- 238000002955 isolation Methods 0.000 claims abstract description 23
- 239000010408 film Substances 0.000 claims description 18
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 14
- 239000010409 thin film Substances 0.000 claims description 11
- 238000009792 diffusion process Methods 0.000 claims description 3
- 238000005468 ion implantation Methods 0.000 claims description 3
- 230000009286 beneficial effect Effects 0.000 abstract description 5
- 238000004519 manufacturing process Methods 0.000 abstract description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 239000000969 carrier Substances 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
- H10F39/10—Integrated devices
- H10F39/103—Integrated devices the at least one element covered by H10F30/00 having potential barriers, e.g. integrated devices comprising photodiodes or phototransistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
- H10F39/10—Integrated devices
- H10F39/107—Integrated devices having multiple elements covered by H10F30/00 in a repetitive configuration, e.g. radiation detectors comprising photodiode arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F71/00—Manufacture or treatment of devices covered by this subclass
- H10F71/121—The active layers comprising only Group IV materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F71/00—Manufacture or treatment of devices covered by this subclass
- H10F71/129—Passivating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F77/00—Constructional details of devices covered by this subclass
- H10F77/10—Semiconductor bodies
- H10F77/14—Shape of semiconductor bodies; Shapes, relative sizes or dispositions of semiconductor regions within semiconductor bodies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F77/00—Constructional details of devices covered by this subclass
- H10F77/20—Electrodes
- H10F77/206—Electrodes for devices having potential barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F77/00—Constructional details of devices covered by this subclass
- H10F77/30—Coatings
- H10F77/306—Coatings for devices having potential barriers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Solid State Image Pick-Up Elements (AREA)
- Light Receiving Elements (AREA)
Abstract
本发明公开了一种采用TSV技术的无背电极光电探测器阵列结构及其制备方法,包括半导体硅衬底、P+型隔离槽和N+掺杂区;所述P+型隔离槽设置在半导体硅衬底的正面;所述N+掺杂区设置在半导体硅衬底的正面和背面;所述半导体硅衬底正面的P+型隔离槽和N+掺杂区交错间隔设置;所述半导体硅衬底正面的N+掺杂区上设有电极阴极;所述P+型隔离槽上端设有电极阳极;所述半导体硅衬底正面和背面还设有增透膜;所述电极阴极和电极阳极均设置在同一侧;本发明通过将电极设置在同一侧,符合探测器器件轻薄化发展要求,降低生产成本,将半导体硅衬底正面与背面的N+掺杂区采用TSV技术,实现正反面N+掺杂区的连通,有利于载流子收集和减小串扰。
The invention discloses a back-electrode-free photodetector array structure using TSV technology and a preparation method thereof, comprising a semiconductor silicon substrate, a P+ type isolation groove and an N+ doped region; the P+ type isolation groove is arranged on a semiconductor silicon substrate The front side of the bottom; the N+ doped region is arranged on the front and back sides of the semiconductor silicon substrate; the P+ type isolation grooves on the front side of the semiconductor silicon substrate and the N+ doped regions are alternately arranged at intervals; the front side of the semiconductor silicon substrate An electrode cathode is provided on the N+ doped region; an electrode anode is provided at the upper end of the P+ type isolation tank; an anti-reflection film is also provided on the front and back of the semiconductor silicon substrate; the electrode cathode and the electrode anode are arranged on the same side In the present invention, the electrodes are arranged on the same side, which meets the development requirements of light and thin detector devices, reduces production costs, and uses TSV technology for the N+ doped regions on the front and back of the semiconductor silicon substrate to realize the connection between the N+ doped regions on the front and back sides , which is beneficial to carrier collection and reduces crosstalk.
Description
技术领域technical field
本发明涉及一种采用TSV技术的无背电极光电探测器阵列结构及其制备方法,属于半导体光电探测器技术领域。The invention relates to a back-electrode-free photodetector array structure using TSV technology and a preparation method thereof, belonging to the technical field of semiconductor photodetectors.
背景技术Background technique
半导体光电探测器阵列通过直接入射光线或者X射线在闪烁体中产生可见光线,在半导体中产生非平衡载流子来检测入射光,衡量光电探测器阵列性能的关键参数包括分辨率、暗电流、信噪比、读出速度以及像素间电荷串扰等。The semiconductor photodetector array generates visible light in the scintillator through direct incident light or X-rays, and generates non-equilibrium carriers in the semiconductor to detect the incident light. The key parameters to measure the performance of the photodetector array include resolution, dark current, Signal-to-noise ratio, readout speed, and charge crosstalk between pixels, etc.
目前主流的光电探测器采用带有背电极的PIN结构,探测器阳极和阴极分别位于探测器的正面和背面,不利用器件薄型化和降低成本;此外,为减小探测器阵列的串扰,通常采用PN结隔离、深沟槽隔离等技术,效果不佳或工艺难度大。At present, mainstream photodetectors adopt a PIN structure with a back electrode, and the anode and cathode of the detector are respectively located on the front and back of the detector, which does not take advantage of device thinning and cost reduction; in addition, in order to reduce the crosstalk of the detector array, usually Using PN junction isolation, deep trench isolation and other technologies, the effect is not good or the process is difficult.
发明内容Contents of the invention
针对上述存在的技术问题,本发明的目的是:提出了一种采用TSV技术的无背电极光电探测器阵列结构及其制备方法,能够降低暗电流,有利于载流子收集和减小串扰,降低生产成本。In view of the above-mentioned technical problems, the object of the present invention is to propose a back-electrode-free photodetector array structure using TSV technology and its preparation method, which can reduce dark current, facilitate carrier collection and reduce crosstalk, reduce manufacturing cost.
本发明的技术解决方案是这样实现的:一种采用TSV技术的无背电极光电探测器阵列结构,包括半导体硅衬底、P+型隔离槽和N+掺杂区;所述P+型隔离槽设置在半导体硅衬底的正面;所述N+掺杂区设置在半导体硅衬底的正面和背面;所述半导体硅衬底正面的P+型隔离槽和N+掺杂区交错间隔设置;所述半导体硅衬底正面的N+掺杂区上设有电极阴极;所述P+型隔离槽上端设有电极阳极;所述半导体硅衬底正面和背面还设有增透膜;所述电极阴极和电极阳极均设置在同一侧。The technical solution of the present invention is achieved in this way: a back-electrode photodetector array structure using TSV technology, including a semiconductor silicon substrate, a P+ type isolation groove and an N+ doped region; the P+ type isolation groove is arranged on The front side of the semiconductor silicon substrate; the N+ doped region is arranged on the front and back sides of the semiconductor silicon substrate; the P+ type isolation grooves and N+ doped regions on the front side of the semiconductor silicon substrate are alternately arranged at intervals; the semiconductor silicon substrate An electrode cathode is provided on the N+ doped area on the front side of the bottom; an electrode anode is provided at the upper end of the P+ type isolation tank; an anti-reflection film is also provided on the front and back of the semiconductor silicon substrate; the electrode cathode and the electrode anode are both provided on the same side.
优选的,所述增透膜采用SiN或SiO2薄膜或SiN/SiO2双层薄膜结构。Preferably, the anti-reflection film adopts SiN or SiO 2 thin film or SiN/SiO 2 double-layer thin film structure.
优选的,所述增透膜的厚度为50-100nm。Preferably, the antireflection film has a thickness of 50-100 nm.
优选的,所述半导体硅衬底分为N-type硅衬底和P-type硅衬底。Preferably, the semiconductor silicon substrate is divided into an N-type silicon substrate and a P-type silicon substrate.
优选的,所述半导体硅衬底正面与背面的N+掺杂区通过垂直通孔连通。Preferably, the N+ doped regions on the front side and the back side of the semiconductor silicon substrate are connected through vertical via holes.
一种采用TSV技术的无背电极光电探测器阵列结构的制备方法,首先,选用合适的半导体硅衬底,采用扩散工艺或者离子注入技术在半导体硅衬底正面掺杂形成P+型隔离槽和N+掺杂区,背面掺杂形成N+掺杂区;然后,在半导体硅衬底正面采用SiN或SiO2薄膜或SiN/SiO2双层薄膜结构来形成增透膜,背面采用SiN或SiO2薄膜或SiN/SiO2双层薄膜结构钝化,厚度控制在50-100nm;接下来,在半导体硅衬底正面同一侧安装电极阴极和电极阳极,完成整个结构的加工。A preparation method of a photodetector array structure without a back electrode using TSV technology. First, a suitable semiconductor silicon substrate is selected, and a diffusion process or ion implantation technology is used to dope the front side of the semiconductor silicon substrate to form P+ type isolation grooves and N+ Doped region, doping on the back to form N+ doped region; then, use SiN or SiO 2 thin film or SiN/SiO 2 double-layer thin film structure on the front of the semiconductor silicon substrate to form an anti-reflection film, and use SiN or SiO 2 thin film or The SiN/SiO 2 double-layer film structure is passivated, and the thickness is controlled at 50-100nm; next, the electrode cathode and electrode anode are installed on the same side of the semiconductor silicon substrate to complete the processing of the entire structure.
优选的,所述半导体硅衬底正面与背面的N+掺杂区采用TSV技术,实现正反面N+掺杂区的连通。Preferably, the N+ doped regions on the front and back of the semiconductor silicon substrate adopt TSV technology to realize the connection of the N+ doped regions on the front and back.
由于上述技术方案的运用,本发明与现有技术相比具有下列优点:Due to the application of the above-mentioned technical solution, the present invention has the following advantages compared with the prior art:
本发明的一种采用TSV技术的无背电极光电探测器阵列结构及其制备方法,通过将电极设置在同一侧,符合探测器器件轻薄化发展要求,降低生产成本,将半导体硅衬底正面与背面的N+掺杂区采用TSV技术,实现正反面N+掺杂区的连通,有利于载流子收集和减小串扰。A back-electrode-free photodetector array structure and its preparation method adopting TSV technology of the present invention, by arranging the electrodes on the same side, meets the development requirements of light and thin detector devices, reduces production costs, and integrates the front surface of the semiconductor silicon substrate with the The N+ doped region on the back uses TSV technology to realize the connection between the front and back N+ doped regions, which is beneficial to carrier collection and reduces crosstalk.
附图说明Description of drawings
下面结合附图对本发明技术方案作进一步说明:Below in conjunction with accompanying drawing, technical solution of the present invention will be further described:
附图1为本发明的一种采用TSV技术的无背电极光电探测器阵列结构的截面结构示意图;Accompanying drawing 1 is a kind of sectional structure schematic diagram of the back electrode photodetector array structure that adopts TSV technology of the present invention;
附图2为本发明的一种采用TSV技术的无背电极光电探测器阵列结构的另一状态截面结构示意图;Accompanying drawing 2 is another state cross-sectional structure schematic diagram of a kind of back electrode photodetector array structure adopting TSV technology of the present invention;
其中:1、半导体硅衬底;2、P+型隔离槽;3、N+掺杂区;4、电极阴极;5、电极阳极;6、增透膜。Among them: 1. Semiconductor silicon substrate; 2. P+ type isolation groove; 3. N+ doped region; 4. Electrode cathode; 5. Electrode anode; 6. Antireflection film.
具体实施方式Detailed ways
下面结合附图来说明本发明。The present invention is described below in conjunction with accompanying drawing.
如附图1、2所示为本发明所述的一种采用TSV技术的无背电极光电探测器阵列结构,包括半导体硅衬底1、P+型隔离槽2和N+掺杂区3;所述P+型隔离槽2设置在半导体硅衬底1的正面;所述N+掺杂区3设置在半导体硅衬底1的正面和背面;所述半导体硅衬底1正面的P+型隔离槽2和N+掺杂区3交错间隔设置;所述半导体硅衬底1正面的N+掺杂区3上设有电极阴极4;所述P+型隔离槽2上端设有电极阳极5;所述半导体硅衬底1正面和背面还设有增透膜6;所述电极阴极4和电极阳极5均设置在同一侧。Shown in accompanying drawing 1, 2 is a kind of back electrode photodetector array structure that adopts TSV technology according to the present invention, comprises semiconductor silicon substrate 1, P+ type isolation groove 2 and N+ doped region 3; The P+ type isolation groove 2 is arranged on the front side of the semiconductor silicon substrate 1; the N+ doped region 3 is arranged on the front side and the back side of the semiconductor silicon substrate 1; the P+ type isolation groove 2 on the front side of the semiconductor silicon substrate 1 and the N+ The doped regions 3 are arranged at staggered intervals; the N+ doped region 3 on the front side of the semiconductor silicon substrate 1 is provided with an electrode cathode 4; the upper end of the P+ type isolation groove 2 is provided with an electrode anode 5; the semiconductor silicon substrate 1 An anti-reflection film 6 is also provided on the front and back; the electrode cathode 4 and the electrode anode 5 are both arranged on the same side.
为了降低表面复合,减小暗电流,所述增透膜6采用SiN或SiO2薄膜或SiN/SiO2双层薄膜结构;所述增透膜6的厚度为50-100nm。In order to reduce surface recombination and dark current, the anti-reflection film 6 adopts SiN or SiO 2 film or SiN/SiO 2 double-layer film structure; the thickness of the anti-reflection film 6 is 50-100 nm.
所述半导体硅衬底1分为N-type硅衬底和P-type硅衬底,根据N-type硅衬底和P-type硅衬底的不同,相应的可以使P+型隔离槽2和N+掺杂区3互换满足要求。The semiconductor silicon substrate 1 is divided into an N-type silicon substrate and a P-type silicon substrate. According to the difference between the N-type silicon substrate and the P-type silicon substrate, the P+ type isolation groove 2 and the The interchange of N+ doped regions 3 meets the requirements.
所述半导体硅衬底1正面与背面的N+掺杂区3通过垂直通孔连通,采用TSV(Through Silicon Vias)技术,实现正反面N+掺杂区3的连通,可形成垂直方向上的电场,有利于载流子收集和减小串扰(特别是长波长入射光),TSV采用激光打孔技术实现。The N+ doped regions 3 on the front and back of the semiconductor silicon substrate 1 are connected through vertical through holes, and the TSV (Through Silicon Vias) technology is used to realize the connection between the N+ doped regions 3 on the front and back sides, and an electric field in the vertical direction can be formed. It is beneficial to carrier collection and crosstalk reduction (especially long-wavelength incident light), and TSV is realized by laser drilling technology.
一种采用TSV技术的无背电极光电探测器阵列结构的制备方法,首先,选用合适的半导体硅衬底1,采用扩散工艺或者离子注入技术在半导体硅衬底1正面掺杂形成P+型隔离槽2和N+掺杂区3,背面掺杂形成N+掺杂区3;然后,在半导体硅衬底1正面采用SiN或SiO2薄膜或SiN/SiO2双层薄膜结构来形成增透膜6,背面采用SiN或SiO2薄膜或SiN/SiO2双层薄膜结构钝化,厚度控制在50-100nm;接下来,在半导体硅衬底1正面同一侧安装电极阴极4和电极阳极5,完成整个结构的加工。A preparation method of a photodetector array structure without a back electrode using TSV technology. First, a suitable semiconductor silicon substrate 1 is selected, and a diffusion process or ion implantation technology is used to dope the front surface of the semiconductor silicon substrate 1 to form a P+ type isolation groove. 2 and N+ doped region 3, the back side is doped to form N+ doped region 3; then, SiN or SiO2 thin film or SiN/ SiO2 double-layer thin film structure is used on the front side of semiconductor silicon substrate 1 to form anti-reflection film 6, and the back side SiN or SiO 2 film or SiN/SiO 2 double-layer film structure is used for passivation, and the thickness is controlled at 50-100nm; next, electrode cathode 4 and electrode anode 5 are installed on the same side of the semiconductor silicon substrate 1 to complete the entire structure. processing.
所述半导体硅衬底1正面与背面的N+掺杂区3采用TSV技术,实现正反面N+掺杂区3的连通,形成垂直方向上的电场,有利于载流子收集和减小串扰。The N+ doped regions 3 on the front and back of the semiconductor silicon substrate 1 adopt TSV technology to realize the connection of the N+ doped regions 3 on the front and back, and form an electric field in the vertical direction, which is beneficial to carrier collection and crosstalk reduction.
本发明的一种采用TSV技术的无背电极光电探测器阵列结构及其制备方法,通过将电极设置在同一侧,符合探测器器件轻薄化发展要求,降低生产成本,将半导体硅衬底1正面与背面的N+掺杂区3采用TSV技术,实现正反面N+掺杂区3的连通,有利于载流子收集和减小串扰。A back-electrode-free photodetector array structure and its preparation method adopting TSV technology of the present invention, by arranging the electrodes on the same side, meets the development requirements of light and thin detector devices, reduces production costs, and the front side of the semiconductor silicon substrate 1 The N+ doped region 3 on the back uses TSV technology to realize the connection between the front and back N+ doped regions 3, which is beneficial to carrier collection and reduces crosstalk.
上述实施例只为说明本发明的技术构思及特点,其目的在于让熟悉此项技术的人士能够了解本发明的内容并加以实施,并不能以此限制本发明的保护范围,凡根据本发明精神实质所作的等效变化或修饰,都应涵盖在本发明的保护范围内。The above-mentioned embodiments are only to illustrate the technical conception and characteristics of the present invention. Substantial equivalent changes or modifications shall fall within the protection scope of the present invention.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910808012.XA CN110518026A (en) | 2019-08-29 | 2019-08-29 | It is a kind of using TSV technology without back electrode photodetector array structure and preparation method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910808012.XA CN110518026A (en) | 2019-08-29 | 2019-08-29 | It is a kind of using TSV technology without back electrode photodetector array structure and preparation method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
CN110518026A true CN110518026A (en) | 2019-11-29 |
Family
ID=68627916
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910808012.XA Withdrawn CN110518026A (en) | 2019-08-29 | 2019-08-29 | It is a kind of using TSV technology without back electrode photodetector array structure and preparation method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN110518026A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115732575A (en) * | 2022-11-11 | 2023-03-03 | 中国电子科技集团公司第四十四研究所 | A low post-pulse silicon photomultiplier tube structure and manufacturing method thereof |
-
2019
- 2019-08-29 CN CN201910808012.XA patent/CN110518026A/en not_active Withdrawn
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115732575A (en) * | 2022-11-11 | 2023-03-03 | 中国电子科技集团公司第四十四研究所 | A low post-pulse silicon photomultiplier tube structure and manufacturing method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105448945B (en) | Coplanar electrode photoelectric diode array and preparation method thereof | |
CN106449770B (en) | Ring-gate single-photon avalanche diode for preventing edge breakdown and its preparation method | |
US7667400B1 (en) | Back-illuminated Si photomultipliers: structure and fabrication methods | |
CN108231947B (en) | Single photon avalanche diode detector structure and manufacturing method thereof | |
EP2592661B1 (en) | Lateral avalanche photodiode device and method of production | |
CN110416335A (en) | Silicon-based near-infrared single-photon avalanche diode detector and manufacturing method thereof | |
CN103887362B (en) | A kind of NP type CMOS avalanche photodide with deep N-well | |
US11189741B2 (en) | Photodiode device, photodiode detector and methods of fabricating the same | |
CN108231946B (en) | Single photon avalanche diode detector structure and manufacturing method thereof | |
US20140167200A1 (en) | Photodetector and method for forming the same | |
CN104810377A (en) | High-integration single-photon avalanche diode detector array unit | |
CN108666382B (en) | SOI-based LSAMBM avalanche photodiode and preparation method thereof | |
TWI577036B (en) | Photovoltaic battery based on through-hole | |
CN103904152B (en) | Photoelectric detector and manufacturing method thereof and radiation detector | |
CN114899267A (en) | Photoelectric conversion device, sensing device, electronic device, and manufacturing method | |
CN115084295A (en) | Silicon photomultiplier structure applied to radiation and weak light detection and preparation method thereof | |
JP7319743B2 (en) | Single-photon avalanche diode device | |
CN111628034B (en) | Manufacturing method of photoelectric detection device | |
CN110518026A (en) | It is a kind of using TSV technology without back electrode photodetector array structure and preparation method thereof | |
CN110518025A (en) | It is a kind of with insulation blocking ring without back electrode photodetector array structure and preparation method thereof | |
CN210349839U (en) | Back electrode-free photoelectric detector array structure adopting TSV technology | |
WO2011071483A1 (en) | Back-illuminated si photomultipliers: structure and fabrication methods | |
CN117116957A (en) | Single-photon avalanche diode array and preparation method thereof | |
CN108493206A (en) | A kind of cmos image sensor improving quantum efficiency | |
RU2731665C1 (en) | Avalanche photodetector (embodiments) and method of manufacturing (embodiments) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WW01 | Invention patent application withdrawn after publication |
Application publication date: 20191129 |
|
WW01 | Invention patent application withdrawn after publication |