[go: up one dir, main page]

CN110492206B - Duplexer - Google Patents

Duplexer Download PDF

Info

Publication number
CN110492206B
CN110492206B CN201910734997.6A CN201910734997A CN110492206B CN 110492206 B CN110492206 B CN 110492206B CN 201910734997 A CN201910734997 A CN 201910734997A CN 110492206 B CN110492206 B CN 110492206B
Authority
CN
China
Prior art keywords
filter chip
additional
area
metal sealing
holes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910734997.6A
Other languages
Chinese (zh)
Other versions
CN110492206A (en
Inventor
庞慰
王蕾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin University
ROFS Microsystem Tianjin Co Ltd
Original Assignee
Tianjin University
ROFS Microsystem Tianjin Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin University, ROFS Microsystem Tianjin Co Ltd filed Critical Tianjin University
Priority to CN201910734997.6A priority Critical patent/CN110492206B/en
Publication of CN110492206A publication Critical patent/CN110492206A/en
Priority to PCT/CN2020/107340 priority patent/WO2021027672A1/en
Application granted granted Critical
Publication of CN110492206B publication Critical patent/CN110492206B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01PWAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P1/00Auxiliary devices
    • H01P1/20Frequency-selective devices, e.g. filters

Landscapes

  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)

Abstract

本发明提供一种双工器,包括基底、保护帽、发射滤波器芯片和接收滤波器芯片,其中,基底的底部具有接地金属图形;发射滤波器芯片的底表面具有第一金属密封顶圈;接收滤波器芯片的底表面具有第二金属密封顶圈;保护帽的顶表面具有金属密封底圈,金属密封底圈包括第一区域、第二区域和第三区域,第一区域与第一金属密封顶圈对应,第二区域与第二金属密封顶圈对应,第三区域连接第一区域和第二区域;双工器具有多个附加接地屏蔽结构,每个附加接地屏蔽结构由上至下依次包括:贯穿保护帽的附加金属化通孔、中部电连接结构和贯穿基底的埋底电连接结构,附加金属化通孔的顶部与金属密封底圈第三区域相接触,埋底电连接结构的底部与接地金属图形相接触。

Figure 201910734997

The invention provides a duplexer, comprising a substrate, a protective cap, a transmitting filter chip and a receiving filter chip, wherein the bottom of the substrate has a ground metal pattern; the bottom surface of the transmitting filter chip has a first metal sealing top ring; The bottom surface of the receiving filter chip has a second metal sealing top ring; the top surface of the protection cap has a metal sealing bottom ring, and the metal sealing bottom ring includes a first area, a second area and a third area, and the first area is connected with the first metal sealing ring. Corresponding to the sealing top ring, the second area corresponds to the second metal sealing top ring, and the third area connects the first area and the second area; the duplexer has a plurality of additional grounding shielding structures, each additional grounding shielding structure from top to bottom It sequentially includes: an additional metallized through hole penetrating the protective cap, a middle electrical connection structure and a buried bottom electrical connection structure penetrating the substrate, the top of the additional metallized through hole is in contact with the third area of the metal sealing bottom ring, and the buried bottom electrical connection structure The bottom of the contact with the ground metal pattern.

Figure 201910734997

Description

Duplexer
Technical Field
The invention relates to the field of filtering devices for communication, in particular to a duplexer which improves isolation by adding an additional metalized through hole structure in a sealing ring and grounding.
Background
With the rapid development of wireless communication technology, the application of miniaturized portable terminal equipment is becoming more and more extensive, and thus the demand for high-performance and small-size radio frequency front-end modules and devices is becoming more and more urgent. In recent years, filter devices such as FBAR-based filters and duplexers have been gaining popularity. On one hand, the material has excellent electrical properties such as low insertion loss, steep transition characteristic, high selectivity, high power capacity, strong anti-static discharge (ESD) capability and the like, and on the other hand, the material has the characteristics of small volume and easy integration.
Currently, in the face of increasingly stringent frequency resources, the suppression level of frequency selective devices such as filters and duplexers at the front end of a radio frequency is required to be higher and higher for adjacent frequency bands, and the FBAR device also needs to be improved and enhanced in this respect, so that the level of adjacent band suppression and isolation is improved, the insertion loss cannot be greatly affected, and the overall size of a chip or a device is not increased as much as possible.
It is common to add a large inductance to the parallel branch to change the resonant frequency of the resonator to increase the critical band rejection, or add an extra capacitor or inductor to one or more resonators to increase the notch point to improve the critical band rejection. However, these methods require additional reactive elements, and these elements are usually large and difficult to implement on a chip. If the method is implemented by winding wires on a substrate or adding discrete components outside a chip, the number of layers and the size of the substrate are inevitably increased, thereby inevitably resulting in an increase in the overall size of the filter or duplexer. Moreover, the added winding or discrete components are not ideal in practice, and the loss introduced by the winding or discrete components is superposed on the filter, so that the overall insertion loss of the filter is deteriorated.
In summary, the above method can improve adjacent band suppression and isolation, and at the same time, the chip loss and the overall chip size can be greatly increased.
Therefore, how to design a duplexer formed by a single chip formed by bonding two separately manufactured filter wafers together has better transmit-receive isolation, and still remains a technical problem to be solved.
Disclosure of Invention
In view of the above, the present invention provides a duplexer to achieve better isolation characteristics.
The invention aims to provide a duplexer, which comprises a substrate, a protective cap positioned on the substrate, a transmitting filter chip positioned on the protective cap and a receiving filter chip, and is characterized in that: the bottom of the substrate is provided with a grounding metal pattern; the bottom surface of the emission filter chip is provided with a first metal sealing top ring; the bottom surface of the receiving filter chip is provided with a second metal sealing top ring; the top surface of the protective cap is provided with a metal sealing bottom ring, the metal sealing bottom ring comprises a metal sealing bottom ring first area, a metal sealing bottom ring second area and a metal sealing bottom ring third area, the metal sealing bottom ring first area corresponds to the first metal sealing top ring, the metal sealing bottom ring second area corresponds to the second metal sealing top ring, and the metal sealing bottom ring third area is connected with the metal sealing bottom ring first area and the metal sealing bottom ring second area; the duplexer has a plurality of additional ground shield structure, every additional ground shield structure includes from top to bottom in proper order: the top of the additional metalized through hole is in contact with the third area of the metal sealing bottom ring, and the bottom of the buried bottom electric connection structure is in contact with the grounding metal pattern.
Optionally, the positions of the plurality of additional metalized vias satisfy the following condition: the vertical projection of the plurality of additional metallized vias is located between the transmit filter chip and the receive filter chip.
Optionally, the positions of the plurality of additional metalized vias satisfy the following condition: the vertical projections of the additional metallized through holes are positioned between the transmitting filter chip and the receiving filter chip and on the left side and the right side of the transmitting filter chip and the receiving filter chip.
Optionally, the positions of the plurality of additional metalized vias satisfy the following condition: the vertical projections of the additional metallized through holes are positioned between the transmitting filter chip and the receiving filter chip and on the front side and the rear side of the transmitting filter chip and the receiving filter chip.
Optionally, the positions of the plurality of additional metalized vias satisfy the following condition: the additional metallized through holes are positioned at the positions where shielding needs to be added between the electric connections of the ground of the transmitting filter chip or the receiving filter chip.
Optionally, the cross-section of the plurality of additional metalized through holes is triangular, circular, elliptical or convex polygonal.
Optionally, the middle electrical connection structure is a solder ball.
Optionally, the buried bottom electrical connection structure is a base metalized via.
The invention provides a duplexer for improving isolation by using a sealing ring structure, which can improve the mutual inhibition level and the isolation level between a receiving channel and a transmitting channel, cannot cause the increase of pass band insertion loss, cannot cause the large increase of the whole size of a chip and the increase of the complexity of a manufacturing process due to the introduction of an additional discrete reactive device, saves space and reduces cost.
Drawings
The drawings are included to provide a better understanding of the invention and are not to be construed as unduly limiting the invention. Wherein:
fig. 1 is a schematic diagram of a basic structure of a duplexer based on an FBAR implementation in the prior art;
fig. 2 is a schematic top view of the duplexer of fig. 1;
fig. 3 is a schematic view of a protective cap in the duplexer of fig. 1;
fig. 4 is a schematic cross-sectional view of the duplexer of fig. 1;
FIG. 5 is a schematic view of a protective cap of a duplexer in accordance with an embodiment of the present invention;
FIG. 6 is a schematic cross-sectional view of a duplexer in accordance with an embodiment of the present invention;
fig. 7 is a schematic view of a protective cap of a duplexer of an embodiment of the present invention;
FIG. 8 is a schematic cross-sectional view of a duplexer in accordance with an embodiment of the present invention;
fig. 9 is a schematic diagram of a protective cap of a triplexer according to an embodiment of the present invention;
fig. 10 is a schematic cross-sectional view of a triplexer in accordance with an embodiment of the present invention;
fig. 11 is a schematic diagram of a protective cap of a quadruple duplexer in accordance with an embodiment of the present invention;
fig. 12 is a schematic cross-sectional view of a quad duplexer according to an embodiment of the present invention;
FIG. 13 is a graph comparing isolation curves;
FIG. 14 is a graph comparing transmission curves;
fig. 15 is a comparison of pass band amplification curves.
Detailed Description
The invention is further described with reference to the following figures and examples.
Fig. 1 is a schematic diagram of a basic structure of a duplexer implemented based on an FBAR in the prior art. The duplexer mainly includes a substrate SU, a protective cap, a reception filter chip TX, and a transmission filter chip RX. The substrate SU may have a double-layer or multi-layer structure, which may perform a load-bearing function on one hand and may also perform an electrical connection function on the other hand. The protective cap can be made on the basis of a silicon substrate for protecting the active pattern area on the chip. The receiving filter chip TX and the transmitting filter chip RX may be manufactured by FBAR process, respectively, the chips include a filter structure formed by resonators manufactured by FBAR process, and the effective pattern areas are located on the sides of the receiving filter chip TX and the transmitting filter chip RX facing the protective cap.
Fig. 2 is a view looking down from the X direction in fig. 1, and assuming that the FBAR active pattern areas located on the lower surfaces of the reception filter chip TX and the transmission filter chip RX are seen after the upper surfaces of the reception filter chip TX and the transmission filter chip RX are transparent. The grey parts of the figure are schematic diagrams of FBAR resonators. Fig. 2 shows that a circle of metal seal ring structure SR is provided around the active pattern region, and the same metal seal ring structure is provided at the corresponding position on the protective cap, and the metal seal ring structure SR plays a main role in bonding the receiving filter chip TX, the transmitting filter chip RX, and the protective cap into a whole and sealing and protecting the active pattern region. The electrical connections required in the filter structure are then led out of the pattern area through the metallized through holes VA and conducted to the corresponding metal pads on the lower surface of the protective film cap.
A detailed structure of the protective cap of fig. 1 is given in fig. 3. The metal sealing structure on the protective cap is divided into two independent parts SR _ TX and SR _ RX, which respectively correspond to the respective metal sealing rings SR of the receiving filter chip TX and the transmitting filter chip RX.
Fig. 4 is a side view as seen from the Y direction in fig. 1, from which the structure in fig. 1 and 2 can be more clearly understood. As can be seen from fig. 4, the metal seal ring structures SR of the receiving filter chip TX and the transmitting filter chip RX are bonded to the corresponding metal seal rings SR _ RX and SR _ TX on the cap, so as to seal the effective pattern area within the sealed space formed by the metal seal ring structures, as shown by the gray area in the figure. The electrical connection required by the pattern area is led out to the metal bonding pad PD on the lower surface of the protective cap through the metallization through hole VA, and then is connected with the corresponding metal bonding pad LD on the substrate SU through the solder ball BP. The lower surface of the substrate SU usually has a large-area ground metal pattern GND.
The above is the FBAR duplexer structure implemented based on the prior art. In this configuration, all electrical signals on TX and RX chips are conducted to the substrate SU through the vias VA and the solder balls BP. Because VA and BP of the TX and RX chips are not shielded from each other, they generate electromagnetic coupling and crosstalk with each other, and signal interference and leakage between the receive filter and the transmit filter occur, thereby causing poor isolation and mutual suppression between the receive channel and the transmit channel. The method provided by the patent is specially used for solving and improving the problem.
The duplexer comprises a substrate SU, a protective cap positioned on the substrate, a transmitting filter chip TX and a receiving filter chip RX positioned on the protective cap, wherein the bottom of the substrate SU is provided with a grounding metal pattern GND; the bottom surface of the transmission filter chip TX has a first metal sealing top ring SR 1; the bottom surface of the reception filter chip RX has a second metal seal top ring SR 2. The top surface of the protective cap has a metal sealing bottom ring SR _ TRX. The metal sealing bottom ring SR _ TRX comprises a metal sealing bottom ring first region, a metal sealing bottom ring second region and a metal sealing bottom ring third region, wherein the metal sealing bottom ring first region corresponds to the first metal sealing top ring SR1, the metal sealing bottom ring second region corresponds to the second metal sealing top ring SR2, and the metal sealing bottom ring third region is connected with the metal sealing bottom ring first region and the metal sealing bottom ring second region. The duplexer also has a plurality of additional ground shield structures. Every additional ground connection shielding structure includes from top to bottom in proper order: an additional metallization via VAS running through the protective cap, a middle electrical connection structure, and a buried bottom electrical connection structure running through the substrate SU, wherein the top of the additional metallization via VAS is in contact with the third region of the metal sealing bottom ring SR _ TRX, and the bottom of the buried bottom electrical connection structure is in contact with the ground metal pattern GND.
Specifically, the middle electrical connection structure may be a solder ball BPS. The buried electrical connection structure may be a base metalized via. It should be noted that usually the bottom of the additional metallized via VAS and the top of the buried bottom electrical connection structure are also provided with a foil structure to facilitate their connection with the middle electrical connection structure.
Optionally, the positions of the plurality of additional metallized vias satisfy the following condition: the vertical projection of the plurality of additional metallized vias is located between both the transmit filter chip and the receive filter chip.
Optionally, the positions of the plurality of additional metallized vias satisfy the following condition: the vertical projections of the additional metallized through holes are positioned between the transmitting filter chip and the receiving filter chip and on the left side and the right side of the transmitting filter chip and the receiving filter chip. The specific meaning of "left and right sides" means: if the transmitting filter chip and the receiving filter chip are defined as being horizontally arranged from left to right, the left side of the transmitting filter chip is the left side, and the right side of the receiving filter chip is the right side.
Optionally, the positions of the plurality of additional metallized vias satisfy the following condition: the vertical projections of the additional metallized through holes are positioned between the transmitting filter chip and the receiving filter chip and on the front side and the rear side of the transmitting filter chip and the receiving filter chip. The specific meaning of the front and back sides is that: if the transmitting filter chip and the receiving filter chip are defined to be horizontally arranged left-right, then an outer rectangular frame is formed, and two sides other than the left and right sides of the outer rectangular frame, i.e., the front side and the rear side, are defined, so that the "front and rear sides" can be defined.
Optionally, the positions of the plurality of additional metallized vias satisfy the following condition: the additional metallized vias are located where additional shielding is needed between the point connections to the respective grounds of the transmit filter chip or the receive filter chip itself.
Optionally, the cross-section of the plurality of additional metalized vias is rectangular, triangular, circular, oval or convex polygonal. As long as the shape that can be realized by the actual process is possible.
The circuit structure of the duplexer provided in this embodiment has various forms, which are specifically as follows:
example one
In the prior art, the metal seal ring SR on the protective cap is originally divided into two independent parts SR _ TX and SR _ RX, which are used for bonding with the corresponding metal seal rings SR on the transmitting filter chip TX and the receiving filter chip RX, respectively.
Fig. 5 and 6 are a schematic view and a schematic cross-sectional view, respectively, of a protective cap of a duplexer in accordance with an embodiment of the present invention. As shown in fig. 5, the originally separated SR _ TX and SR _ RX are connected to form an integral metal sealing bottom ring SR _ TRX, and a plurality of additional metallized through holes VAS are added to the metal sealing bottom ring SR _ TRX. After the above-mentioned improvement on the conventional duplexer, the duplexer cross-sectional view in fig. 4 becomes the duplexer cross-sectional view shown in fig. 6. As shown in fig. 6, after the first metal sealing top ring SR1 corresponding to the transmitting filter chip TX and the second metal sealing top ring SR2 corresponding to the receiving filter chip RX are bonded to the metal sealing bottom ring SR _ TRX on the protective cap, an integral metal sealing structure is formed. Meanwhile, an additional metalized through hole VAS on the metal sealing bottom ring SR _ TRX is connected with a corresponding metal conductor pattern PDS on the protective cap, and the metal conductor pattern PDS is connected with a grounding metal pad GND on the substrate SU through a solder ball BPS. This corresponds to the shielding structure formed by the metal seal ground SR _ TRX, the corresponding metal conductor pattern PDS, the solder ball BPS, and the ground metal pad GND, as shown in the gray portion of fig. 6. The shielding structure plays a role in isolation between the metalized through holes VA and the solder balls BP of the transmitting filter chip TX and the receiving filter chip RX, and can effectively reduce electromagnetic coupling and mutual interference between the transmitting filter chip TX and the receiving filter chip RX, so that mutual inhibition and isolation between a receiving channel and a transmitting channel are improved. Since no other modifications are made to the original designed resonator active pattern area, there is no adverse effect on the passband performance.
Example two
Fig. 7 and 8 are a schematic view and a schematic sectional view, respectively, of a protective cap of a duplexer according to an embodiment of the present invention.
In comparison with fig. 5, in fig. 7, in addition to the shielding structure formed by the additional metalized via VAS and the metal conductor pattern PDS disposed in the middle of the two chips shown in fig. 5, the same shielding structure formed by the additional metalized via VAS and the metal conductor pattern PDS is added to the left and right edges of the metalized sealing bottom ring SR _ TRX, and the cross section thereof is shown in the gray portion in fig. 8. This can further increase the shielding effect of the metal seal ring to ground.
EXAMPLE III
Fig. 9 and fig. 10 are a schematic diagram and a schematic cross-sectional diagram of a protective cap of a triplexer according to an embodiment of the present invention.
In comparison with fig. 5, in fig. 9, in addition to the shielding structure formed by the additional metalized via VAS and the metal conductor pattern PDS arranged in the middle of the two chips shown in fig. 5, the same shielding structure formed by the additional metalized via VAS and the metal conductor pattern PDS is added at the front and rear edge positions of the metalized sealing bottom ring SR _ TRX, and the cross section thereof is shown in the gray part in fig. 10. This can further increase the shielding effect of the metal seal ring to ground.
Example four
Fig. 11 and 12 are a schematic diagram and a schematic cross-sectional diagram of a protective cap of a quadruple duplexer according to an embodiment of the present invention, respectively.
Fig. 11 is compared with fig. 5, and in addition to the shielding structure formed by the additional metallized via VAS and the metal conductor pattern PDS arranged in the middle of the two chips shown in fig. 5, a shielding structure formed by the additional metallized via VAS and the metal conductor pattern PDS is also added and connected to the metal sealing bottom ring SR _ TRX where additional shielding is needed between the respective grounded electrical connections of the transmitting filter chip TX and the receiving filter chip RX themselves, and the cross section is shown in the gray part in fig. 12. This can further increase the shielding effect of the metal seal ring to ground. Since the additional metallized via VAS added in this case is not necessarily at the edge of the seal ring, it is indicated in the figure by a broken grey colour. This improves the coupling between the respective ground ports of the transmit filter chip TX and the receive filter chip RX themselves by the shielding effect of the metal seal ring ground.
To illustrate the practical effects of the embodiments of the present invention, an example of the design of a duplexer is given. For comparison, fig. 4 and fig. 6 are used for the duplexer design of the same design, i.e., the prior art and the proposed technology are used for comparison, respectively.
Fig. 13 is a graph comparing isolation curves, in which a thick line S1 is a curve corresponding to a conventional duplexer, and a thin line S2 is a curve corresponding to a duplexer according to an embodiment of the present invention. It is clear that the isolation of S2 is significantly better than S1 in both the 1740 MHz-1780 MHz and 1810 MHz-1850 MHz frequency bands of interest. It can be shown that the method for improving the isolation of the sealing ring provided by the patent has obvious effect.
Fig. 14 is a comparison graph of transmission characteristics, in which a thick line S1 is a curve corresponding to a conventional duplexer, and a thin line S2 is a curve corresponding to a duplexer according to an embodiment of the present invention. It can be seen that the mutual suppression is also improved in the two frequency bands of 1740 MHz-1780 MHz and 1810 MHz-1850 MHz.
Fig. 15 is a comparison graph of passband amplification curves, wherein a thick line S1 is a curve corresponding to a conventional duplexer, and a thin line S2 is a curve corresponding to a duplexer according to an embodiment of the present invention. It can be seen that the passband transmission characteristic curves obtained by the two design methods are not different and are basically overlapped, which indicates that the method for improving the isolation degree by the sealing ring provided by the patent cannot generate any adverse effect on the passband performance.
Although the embodiments of the present invention have been described with reference to the accompanying drawings, it is not intended to limit the scope of the present invention, and it should be understood by those skilled in the art that various modifications and variations can be made without inventive efforts by those skilled in the art based on the technical solution of the present invention.

Claims (7)

1.一种双工器,包括基底、位于所述基底之上的保护帽、位于所述保护帽之上的发射滤波器芯片和接收滤波器芯片,其特征在于:1. A duplexer comprising a substrate, a protective cap above the substrate, a transmitting filter chip and a receiving filter chip above the protective cap, characterized in that: 所述基底的底部具有接地金属图形;The bottom of the substrate has a ground metal pattern; 所述发射滤波器芯片的底表面具有第一金属密封顶圈;The bottom surface of the emission filter chip has a first metal sealing top ring; 所述接收滤波器芯片的底表面具有第二金属密封顶圈;The bottom surface of the receiving filter chip has a second metal sealing top ring; 所述保护帽的顶表面具有金属密封底圈,所述金属密封底圈包括金属密封底圈第一区域、金属密封底圈第二区域和金属密封底圈第三区域,所述金属密封底圈第一区域与所述第一金属密封顶圈对应,所述金属密封底圈第二区域与所述第二金属密封顶圈对应,所述金属密封底圈第三区域连接所述金属密封底圈第一区域和所述金属密封底圈第二区域;The top surface of the protective cap has a metal sealing bottom ring, the metal sealing bottom ring includes a first area of the metal sealing bottom ring, a second area of the metal sealing bottom ring and a third area of the metal sealing bottom ring, the metal sealing bottom ring The first area corresponds to the first metal seal top ring, the second area of the metal seal bottom ring corresponds to the second metal seal top ring, and the third area of the metal seal bottom ring is connected to the metal seal bottom ring a first area and a second area of the metal sealing bottom ring; 所述双工器具有多个附加接地屏蔽结构,每个所述附加接地屏蔽结构由上至下依次包括:贯穿所述保护帽的若干个附加金属化通孔、中部电连接结构和贯穿所述基底的埋底电连接结构,所述若干个附加金属化通孔的顶部与所述金属密封底圈第三区域相接触,所述埋底电连接结构的底部与所述接地金属图形相接触;The duplexer has a plurality of additional ground shielding structures, and each additional ground shielding structure includes sequentially from top to bottom: a plurality of additional metallized through holes penetrating the protective cap, a central electrical connection structure, and a plurality of additional metallization through holes penetrating the protective cap a buried electrical connection structure of the substrate, the tops of the several additional metallized through holes are in contact with the third area of the metal sealing bottom ring, and the bottom of the buried electrical connection structure is in contact with the grounding metal pattern; 所述若干个附加金属化通孔的位置满足如下条件:所述若干个附加金属化通孔中包含有垂直投影位于所述发射滤波器芯片与所述接收滤波器芯片二者之间的多个附加金属化通孔。The positions of the plurality of additional metallization through holes satisfy the following condition: the plurality of additional metallization through holes include a plurality of vertical projections located between the transmitting filter chip and the receiving filter chip. Additional metallized vias. 2.根据权利要求1所述的双工器,其特征在于,所述若干个附加金属化通孔的位置满足如下条件:所述若干个附加金属化通孔中进一步包含有垂直投影位于所述发射滤波器芯片与所述接收滤波器芯片二者左右两侧的多个附加金属化通孔。2 . The duplexer according to claim 1 , wherein the positions of the plurality of additional metallization holes satisfy the following condition: the plurality of additional metallization holes further include a vertical projection located in the A plurality of additional metallized through holes on the left and right sides of both the transmit filter chip and the receive filter chip. 3.根据权利要求1所述的双工器,其特征在于,所述多个附加金属化通孔的位置满足如下条件:所述若干个附加金属化通孔中进一步包含有垂直投影位于所述发射滤波器芯片与所述接收滤波器芯片二者前后两侧的多个附加金属化通孔。3 . The duplexer according to claim 1 , wherein the positions of the plurality of additional metallization through holes satisfy the following condition: the plurality of additional metallization through holes further include a vertical projection located in the A plurality of additional metallized through holes on the front and rear sides of both the transmit filter chip and the receive filter chip. 4.根据权利要求1所述的双工器,其特征在于,所述多个附加金属化通孔的位置进一步满足如下条件:所述若干个附加金属化通孔中进一步包含有位于所述发射滤波器芯片或者所述接收滤波器芯片本身各个接地的电连接之间需要增加屏蔽的位置的多个附加金属化通孔。4 . The duplexer according to claim 1 , wherein the positions of the plurality of additional metallization through holes further satisfy the following condition: the plurality of additional metallization through holes further include a position located in the emission A plurality of additional metallized through-holes at the location of increased shielding are required between the respective grounded electrical connections of the filter chip or the receive filter chip itself. 5.根据权利要求1所述的双工器,其特征在于,所述多个附加金属化通孔的截面为矩形、三角形、圆形、椭圆形或凸多边形。5 . The duplexer according to claim 1 , wherein the cross-sections of the plurality of additional metallized through holes are rectangles, triangles, circles, ellipses or convex polygons. 6 . 6.根据权利要求1所述的双工器,其特征在于,所述中部电连接结构为焊球。6 . The duplexer according to claim 1 , wherein the middle electrical connection structure is a solder ball. 7 . 7.根据权利要求1所述的双工器,其特征在于,所述埋底电连接结构为基底金属化通孔。7 . The duplexer of claim 1 , wherein the buried electrical connection structure is a base metallized via. 8 .
CN201910734997.6A 2019-08-09 2019-08-09 Duplexer Active CN110492206B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201910734997.6A CN110492206B (en) 2019-08-09 2019-08-09 Duplexer
PCT/CN2020/107340 WO2021027672A1 (en) 2019-08-09 2020-08-06 Duplexer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910734997.6A CN110492206B (en) 2019-08-09 2019-08-09 Duplexer

Publications (2)

Publication Number Publication Date
CN110492206A CN110492206A (en) 2019-11-22
CN110492206B true CN110492206B (en) 2021-09-21

Family

ID=68550359

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910734997.6A Active CN110492206B (en) 2019-08-09 2019-08-09 Duplexer

Country Status (2)

Country Link
CN (1) CN110492206B (en)
WO (1) WO2021027672A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110492206B (en) * 2019-08-09 2021-09-21 天津大学 Duplexer
CN111162755B (en) * 2020-01-16 2021-09-21 诺思(天津)微系统有限责任公司 A Bulk Acoustic Wave Duplex Filter
CN113411069A (en) * 2021-06-03 2021-09-17 成都频岢微电子有限公司 Bulk acoustic wave filter device and method for improving out-of-band rejection
CN116404006B (en) * 2023-06-09 2023-08-25 合肥晶合集成电路股份有限公司 a chip layout

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107276558A (en) * 2016-03-30 2017-10-20 三星电机株式会社 Acoustic wave device and the method for manufacturing the acoustic wave device
CN107276556A (en) * 2016-04-04 2017-10-20 三星电机株式会社 Bulk accoustic wave filter and its manufacture method
CN109831174A (en) * 2018-11-28 2019-05-31 天津大学 A kind of duplexer

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6778038B2 (en) * 2001-10-05 2004-08-17 Tdk Corporation Piezoelectric resonant filter, duplexer, and method of manufacturing same
KR100519816B1 (en) * 2003-09-29 2005-10-10 삼성전기주식회사 FBAR duplexer device and packaging method thereof
JP4443325B2 (en) * 2004-06-28 2010-03-31 京セラ株式会社 Surface acoustic wave device
JP2006238014A (en) * 2005-02-24 2006-09-07 Kyocera Corp Surface acoustic wave device mounting substrate, high-frequency module using the same, and communication equipment
DE112012002879B4 (en) * 2011-07-08 2018-03-01 Murata Manufacturing Co., Ltd. circuit module
JP5817795B2 (en) * 2013-08-06 2015-11-18 株式会社村田製作所 High frequency module
KR20180082622A (en) * 2015-12-08 2018-07-18 스카이워크스 솔루션즈, 인코포레이티드 Method for providing protective cavities and integrated passive components in a wafer-level chip-scale package using carrier wafers
CN110492206B (en) * 2019-08-09 2021-09-21 天津大学 Duplexer

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107276558A (en) * 2016-03-30 2017-10-20 三星电机株式会社 Acoustic wave device and the method for manufacturing the acoustic wave device
CN107276556A (en) * 2016-04-04 2017-10-20 三星电机株式会社 Bulk accoustic wave filter and its manufacture method
CN109831174A (en) * 2018-11-28 2019-05-31 天津大学 A kind of duplexer

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Low loss and high isolation techniques for high power RF acoustic devices;Masanori Ueda 等;《2016 IEEE MTT-S International Microwave Symposium(IMS)》;20160811;第1-4页 *
微型射频薄膜体声波双工器设计;周冲;《中国优秀硕士学位论文全文数据库》;20140915(第9期);第44-60页 *

Also Published As

Publication number Publication date
WO2021027672A1 (en) 2021-02-18
CN110492206A (en) 2019-11-22

Similar Documents

Publication Publication Date Title
CN110492206B (en) Duplexer
KR101106949B1 (en) Rf monoblock filter with recessed top pattern and cavity providing improved attenuation
CN103138709B (en) Radio-frequency filter and radio frequency multiplexer
US8072292B2 (en) High-frequency module
US8436697B2 (en) Surface acoustic wave filter device
JP5177392B2 (en) Surface acoustic wave device
KR101319195B1 (en) Duplexer
US20130043961A1 (en) Duplexer with shielding bondwires between filters
CN104604130A (en) Acoustic wave filter device and duplexer
CN114826203B (en) Bulk acoustic wave duplexer and optimization method thereof
US9070963B2 (en) Duplexer
WO2021093407A1 (en) Duplexer
KR100803219B1 (en) Duplexer and portable communication device having the duplexer
CN105977215A (en) High-frequency and high-speed ceramic leadless shell for parallel seam welding
CN114785317A (en) Bulk acoustic wave duplexer
SG181224A1 (en) Duplexer and electronic device having the same
US20030220083A1 (en) High frequency composite component
CN114551029A (en) Common mode filter and terminal equipment
US20070229191A1 (en) Surface acoustic wave element and surface acoustic wave device comprising the element
EP4325722A2 (en) Semiconductor device, communication apparatus, and producing method thereof
JP2006080921A (en) Surface acoustic wave device and manufacturing method thereof
KR101207433B1 (en) High frequency module having surface acoustic wave device and method for manufacturing the same
CN111082190B (en) Duplexer
CN115118249A (en) Multiplexer and communication equipment comprising same
JP2006253834A (en) High frequency module and wireless communication apparatus equipped with the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
PP01 Preservation of patent right
PP01 Preservation of patent right

Effective date of registration: 20240130

Granted publication date: 20210921

PD01 Discharge of preservation of patent
PD01 Discharge of preservation of patent

Date of cancellation: 20241213

Granted publication date: 20210921