CN110444584A - A kind of inverse conductivity type IGBT with superjunction - Google Patents
A kind of inverse conductivity type IGBT with superjunction Download PDFInfo
- Publication number
- CN110444584A CN110444584A CN201910738148.8A CN201910738148A CN110444584A CN 110444584 A CN110444584 A CN 110444584A CN 201910738148 A CN201910738148 A CN 201910738148A CN 110444584 A CN110444584 A CN 110444584A
- Authority
- CN
- China
- Prior art keywords
- region
- type
- collector
- emitter
- collector region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/109—Reduced surface field [RESURF] PN junction structures
- H10D62/111—Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
本发明涉及功率半导体技术,特别涉及一种具有超结的逆导型IGBT。相对于传统的超结逆导型IGBT,本发明将集电极区中的一部分的P+集电极区用N+集电区替换,并且用P型条以及介质隔离层将N型漂移区分为两个不相连的N型漂移区区域,P+集电极区与N+集电区各位于其中一个N型漂移区,器件正向导通时,由于左右两个N型漂移区相对隔离,因此导通状态近似于左侧IGBT双极导通状态与右侧MOS单极导通状态的叠加,不存在snapback现象。由于N+集电区的存在,器件能实现逆向导通。本发明的有益成果:实现逆向导通能力,无snapback现象,同时优化了逆向导通时电流分布。The invention relates to power semiconductor technology, in particular to a reverse conduction IGBT with a superjunction. Compared with the traditional super junction reverse conduction IGBT, the present invention replaces a part of the P+ collector region in the collector region with an N+ collector region, and uses a P-type strip and a dielectric isolation layer to divide the N-type drift region into two different In the connected N-type drift region, the P+ collector region and the N+ collector region are each located in one of the N-type drift regions. When the device is conducting forward, since the left and right N-type drift regions are relatively isolated, the conduction state is similar to that of the left The superposition of the bipolar conduction state of the side IGBT and the unipolar conduction state of the right MOS does not have a snapback phenomenon. Due to the existence of the N+ collector region, the device can achieve reverse conduction. Beneficial results of the present invention: realizing reverse conduction capability, no snapback phenomenon, and optimizing current distribution during reverse conduction.
Description
技术领域technical field
本发明属于功率半导体技术领域,特别涉及一种具有超结的逆导型IGBT(Insulated gate bipolar transistor,绝缘栅双极型晶体管)。The invention belongs to the technical field of power semiconductors, and in particular relates to a superjunction inverse conduction IGBT (Insulated gate bipolar transistor, insulated gate bipolar transistor).
背景技术Background technique
逆导型IGBT是一种具有反向导通能力的IGBT。普通的IGBT不具备逆向导通能力,因此在应用时常会反向并联一个二极管进行续流保护。但是这样会导致系统体积增大,并且会引入寄生效应影响系统的可靠性。The reverse conduction IGBT is an IGBT with reverse conduction capability. Ordinary IGBTs do not have reverse conduction capability, so a diode is often connected in reverse parallel for freewheeling protection in applications. However, this will increase the volume of the system and introduce parasitic effects that will affect the reliability of the system.
传统的逆导型IGBT通过将一部分集电极区的P+区域替换成N+区来实现逆导功能。这对N+与P+区域的比例有一定的要求,N+区域过大,可能导致器件出现电压折回(snapback)效应,而N+区域越小,反向的电流分布会越不均匀。The traditional reverse conduction IGBT achieves the reverse conduction function by replacing a part of the P+ region of the collector region with an N+ region. This has certain requirements for the ratio of the N+ and P+ regions. If the N+ region is too large, it may cause the device to have a voltage snapback effect, and the smaller the N+ region, the more uneven the reverse current distribution will be.
发明内容Contents of the invention
本发明的目的,就是针对上述问题,提出一种具有超结的逆导型IGBT。The object of the present invention is to propose a reverse conduction IGBT with a superjunction to solve the above problems.
本发明的技术方案:一种具有超结的逆导型IGBT,其元胞包括集电极结构、耐压层结构、发射极结构和栅极结构,耐压层结构位于集电极结构之上,发射极结构和栅极结构位于耐压层结构之上;The technical solution of the present invention: a reverse conduction IGBT with a superjunction, its cell includes a collector structure, a voltage-resistant layer structure, an emitter structure and a gate structure, the voltage-resistant layer structure is located on the collector structure, and the emitter The electrode structure and the gate structure are located on the pressure-resistant layer structure;
所述发射极结构包括位于耐压层结构上表面的P型阱区8,位于P型阱区8上表面的N+发射极区10和P+体接触区9,N+发射极区10位于P+体接触区9两侧,P+体接触区9上表面具有绝缘层11,绝缘层11向两侧延伸与N+发射极区10上表面接触,N+发射极区10和P+体接触区9的共同引出端为发射极E;The emitter structure includes a P-type well region 8 located on the upper surface of the pressure-resistant layer structure, an N+ emitter region 10 and a P+ body contact region 9 located on the upper surface of the P-type well region 8, and the N+ emitter region 10 is located on the P+ body contact region. On both sides of the region 9, the upper surface of the P+ body contact region 9 has an insulating layer 11, and the insulating layer 11 extends to both sides to contact the upper surface of the N+ emitter region 10. The common lead-out end of the N+ emitter region 10 and the P+ body contact region 9 is Emitter E;
所述栅极结构为沟槽栅,沟槽栅由第一绝缘介质11和位于第一绝缘介质11之中的第一导电材料12构成;所述第一导电材料12的引出端为器件的栅极G;所述沟槽栅位于器件两端并从器件表面垂直贯穿P型阱区8,沟槽栅的侧面与P型阱区8和N+型发射极区10的侧面接触;The gate structure is a trench gate, and the trench gate is composed of a first insulating medium 11 and a first conductive material 12 located in the first insulating medium 11; the leading end of the first conductive material 12 is the gate of the device pole G; the trench gate is located at both ends of the device and vertically penetrates the P-type well region 8 from the device surface, and the side of the trench gate is in contact with the side surfaces of the P-type well region 8 and the N+ type emitter region 10;
所述耐压层结构包括N型漂移区5以及P型条6,所述P型条6在N型漂移区5中间隔分布,所述P型条6的上表面与P型阱区8的下表面相连接,所述P型条6与N型漂移区5组成超结结构,所述沟槽栅延伸入N型漂移区5中,N型漂移区5的上表面还与P型阱区8下表面接触;The voltage-resistant layer structure includes an N-type drift region 5 and a P-type strip 6. The P-type strips 6 are distributed in the N-type drift region 5 at intervals. The upper surface of the P-type strip 6 is connected to the P-type well region 8. The lower surface is connected, the P-type strip 6 and the N-type drift region 5 form a super junction structure, the trench gate extends into the N-type drift region 5, and the upper surface of the N-type drift region 5 is also connected to the P-type well region 8 lower surface contact;
所述集电极结构包括P+集电极区2、N+集电极区1和N型缓冲层3,所述N型缓冲层3的上表面与耐压层相连接,所述P+集电极区2以及N+集电极区1的上表面与N型缓冲层3相连接,所述P+集电极区2以及N+集电极区1的共同引出端为集电极C;The collector structure includes a P+ collector region 2, an N+ collector region 1 and an N-type buffer layer 3, the upper surface of the N-type buffer layer 3 is connected to the withstand voltage layer, and the P+ collector region 2 and the N+ The upper surface of the collector region 1 is connected to the N-type buffer layer 3, and the common lead-out end of the P+ collector region 2 and the N+ collector region 1 is the collector C;
其特征在于,所述集电极结构还包括绝缘介质隔离层4,绝缘介质隔离层4将P+集电极区2以及N+集电极区1分隔开,并且贯穿N型缓冲层3后延伸入P型条6中,位于P型条6中的绝缘介质隔离层4的侧面与上表面与N型漂移区5接触。It is characterized in that the collector structure also includes an insulating dielectric isolation layer 4, which separates the P+ collector region 2 and the N+ collector region 1, and extends through the N-type buffer layer 3 into the P-type In the strip 6 , the side and upper surface of the insulating dielectric isolation layer 4 located in the P-type strip 6 are in contact with the N-type drift region 5 .
本发明的有益效果为,本发明的逆导型IGBT实现了逆向导通的能力,相对于传统的逆导型IGBT而言,本发明消除了snapback现象,可以在更小的元胞宽度下实现逆导功能,并且反向导通电流更加均匀。The beneficial effect of the present invention is that the reverse conduction IGBT of the present invention realizes the ability of reverse conduction. Compared with the traditional reverse conduction IGBT, the present invention eliminates the snapback phenomenon and can be realized at a smaller cell width Reverse conduction function, and the reverse conduction current is more uniform.
附图说明Description of drawings
图1是本发明的具有超结的逆导型IGBT示意图;Fig. 1 is the schematic diagram of the reverse conduction type IGBT with superjunction of the present invention;
图2是常规超结IGBT示意图;Figure 2 is a schematic diagram of a conventional super-junction IGBT;
具体实施方式Detailed ways
下面结合附图对本发明进行详细的描述The present invention is described in detail below in conjunction with accompanying drawing
如图1所示,为本发明的具有超结的逆导型IGBT。其工作原理如下:As shown in FIG. 1 , it is a reverse conduction IGBT with a superjunction of the present invention. It works as follows:
正向导通时,栅极接正压,集电极接正压,发射极接地。栅极上的电压使沟道开启,电子注入到n型漂移区中,由于P型条以及绝缘介质隔离层的阻挡作用,注入的电子在P型条两侧分别移动到集电极区,右侧的电子被N型集电极收集,而左侧的电子会在P+集电极区上的N型缓冲层上积累,随着集电极电压的逐渐增大,从而使P+集电极区与N型缓冲层构成的PN结开启,开始注入空穴进入漂移区。因此器件在集电极电压较低时,器件左侧未导通而右侧处于单极导通状态,随着集电极电压的增大,器件左侧阳极的PN结开启,P+阳极开始向漂移区注入空穴,器件左侧进入双极导通状态,大部分注入漂移区的空穴直接沿着P型条流向阴极,因此右侧大部分区域仍单极导通模式。因此正向导通曲线为左右两侧单极与双极导通状态的叠加,所以不存在因从单极导通向双极导通导致漂移区电阻突变形成的snapback现象。When conducting forward conduction, the gate is connected to positive voltage, the collector is connected to positive voltage, and the emitter is grounded. The voltage on the gate opens the channel, and electrons are injected into the n-type drift region. Due to the blocking effect of the P-type strip and the insulating dielectric isolation layer, the injected electrons move to the collector region on both sides of the P-type strip, and the right side The electrons on the left are collected by the N-type collector, while the electrons on the left will accumulate on the N-type buffer layer on the P+ collector region. With the gradual increase of the collector voltage, the P+ collector region and the N-type buffer layer will The formed PN junction is opened and holes are injected into the drift region. Therefore, when the collector voltage of the device is low, the left side of the device is not conducting and the right side is in a unipolar conduction state. As the collector voltage increases, the PN junction of the left anode of the device is opened, and the P+ anode begins to drift toward the drift region. When holes are injected, the left side of the device enters the bipolar conduction state, and most of the holes injected into the drift region flow directly along the P-type strip to the cathode, so most of the right side is still in the unipolar conduction mode. Therefore, the forward conduction curve is the superposition of unipolar and bipolar conduction states on the left and right sides, so there is no snapback phenomenon caused by the sudden change of resistance in the drift region from unipolar conduction to bipolar conduction.
逆向导通时,栅极接地,集电极接地,发射极接正压。P型阱区、P型条、N型漂移区以及N+集电极形成超结二极管,反向导通功耗小,并且由于N+集电极/P+集电极之间的占比很高,因此反向导通时,反向导通电流分布均匀。During reverse conduction, the gate is grounded, the collector is grounded, and the emitter is connected to positive voltage. The P-type well region, P-type strip, N-type drift region and N+ collector form a super junction diode, and the reverse conduction power consumption is small, and because the ratio between the N+ collector/P+ collector is high, the reverse conduction , the reverse conduction current distribution is uniform.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910738148.8A CN110444584A (en) | 2019-08-12 | 2019-08-12 | A kind of inverse conductivity type IGBT with superjunction |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910738148.8A CN110444584A (en) | 2019-08-12 | 2019-08-12 | A kind of inverse conductivity type IGBT with superjunction |
Publications (1)
Publication Number | Publication Date |
---|---|
CN110444584A true CN110444584A (en) | 2019-11-12 |
Family
ID=68434528
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910738148.8A Pending CN110444584A (en) | 2019-08-12 | 2019-08-12 | A kind of inverse conductivity type IGBT with superjunction |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN110444584A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110993687A (en) * | 2019-12-18 | 2020-04-10 | 电子科技大学 | A kind of superjunction reverse conduction gated bipolar device |
CN113964180A (en) * | 2021-09-03 | 2022-01-21 | 西安电子科技大学 | A kind of superjunction IGBT device with low loss performance and preparation method thereof |
CN114097094A (en) * | 2020-06-12 | 2022-02-25 | 华为数字能源技术有限公司 | A superjunction reverse conducting insulated gate bipolar transistor and electric vehicle electrode controller |
CN114256331A (en) * | 2021-12-22 | 2022-03-29 | 电子科技大学 | Super-junction reverse-conducting IGBT with heterojunction |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020171093A1 (en) * | 2001-03-15 | 2002-11-21 | Yasuhiko Onishi | Super-junction semiconductor device |
CN103311287A (en) * | 2013-03-11 | 2013-09-18 | 电子科技大学 | RC-IGBT (Reverse-Conducting Insulated-Gate Bipolar Transistor) provided with series P floating buried layer |
CN107768429A (en) * | 2017-10-27 | 2018-03-06 | 电子科技大学 | A kind of superjunction IGBT device with hybrid conductive pattern |
-
2019
- 2019-08-12 CN CN201910738148.8A patent/CN110444584A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020171093A1 (en) * | 2001-03-15 | 2002-11-21 | Yasuhiko Onishi | Super-junction semiconductor device |
CN103311287A (en) * | 2013-03-11 | 2013-09-18 | 电子科技大学 | RC-IGBT (Reverse-Conducting Insulated-Gate Bipolar Transistor) provided with series P floating buried layer |
CN107768429A (en) * | 2017-10-27 | 2018-03-06 | 电子科技大学 | A kind of superjunction IGBT device with hybrid conductive pattern |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110993687A (en) * | 2019-12-18 | 2020-04-10 | 电子科技大学 | A kind of superjunction reverse conduction gated bipolar device |
CN110993687B (en) * | 2019-12-18 | 2021-03-16 | 电子科技大学 | A kind of superjunction reverse conduction gated bipolar device |
CN114097094A (en) * | 2020-06-12 | 2022-02-25 | 华为数字能源技术有限公司 | A superjunction reverse conducting insulated gate bipolar transistor and electric vehicle electrode controller |
CN113964180A (en) * | 2021-09-03 | 2022-01-21 | 西安电子科技大学 | A kind of superjunction IGBT device with low loss performance and preparation method thereof |
CN113964180B (en) * | 2021-09-03 | 2024-03-19 | 广州华浦电子科技有限公司 | A superjunction IGBT device with low loss performance and its preparation method |
CN114256331A (en) * | 2021-12-22 | 2022-03-29 | 电子科技大学 | Super-junction reverse-conducting IGBT with heterojunction |
CN114256331B (en) * | 2021-12-22 | 2023-04-25 | 电子科技大学 | Super-junction reverse-conduction IGBT with heterojunction |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN114256331B (en) | Super-junction reverse-conduction IGBT with heterojunction | |
CN110444584A (en) | A kind of inverse conductivity type IGBT with superjunction | |
CN109244136B (en) | Bottom Schottky Contact SiC MOSFET Devices | |
CN110767753A (en) | SiC power device | |
US10340373B2 (en) | Reverse conducting IGBT | |
CN108493241B (en) | IGBT device with built-in JFET structure | |
CN107464842A (en) | A kind of superjunction with colelctor electrode groove is against conductivity type IGBT | |
CN110416294B (en) | High-voltage-resistant low-loss super-junction power device | |
CN106206705A (en) | A kind of RC IGBT with double grid | |
CN108493242A (en) | A kind of enhanced IGBT device of carrier of the internal electric field of optimization | |
CN106252399B (en) | A kind of inverse conductivity type IGBT | |
CN110993687A (en) | A kind of superjunction reverse conduction gated bipolar device | |
CN109148591A (en) | A kind of silicon carbide tank grate MOS device of integrated schottky diode | |
CN115832039A (en) | Reverse conducting IGBT device | |
CN114792724A (en) | Reverse conducting IGBT capable of eliminating voltage folding phenomenon | |
CN111180518B (en) | A superjunction MOSFET with two conduction modes | |
CN109904221B (en) | Super-junction bidirectional switch | |
CN111834450A (en) | A SOI LIGBT device with integrated Zener diode | |
CN103928507B (en) | A kind of inverse conductivity type double grid insulated gate bipolar transistor | |
CN114784102B (en) | LIGBT with mixed conduction mode | |
CN108598152B (en) | A superjunction device termination structure | |
CN110416305A (en) | Cellular structure and its application in semiconductor devices | |
CN110783398A (en) | A high current silicon-on-insulator lateral insulated gate bipolar transistor | |
CN114883395B (en) | IGBT with partial P-type drift region | |
CN105355656A (en) | Super-junction IGBT device capable of reducing Miller capacitance |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191112 |