CN110442983A - Method, device and equipment for generating physical layout of integrated circuit system and storage medium - Google Patents
Method, device and equipment for generating physical layout of integrated circuit system and storage medium Download PDFInfo
- Publication number
- CN110442983A CN110442983A CN201910734808.5A CN201910734808A CN110442983A CN 110442983 A CN110442983 A CN 110442983A CN 201910734808 A CN201910734808 A CN 201910734808A CN 110442983 A CN110442983 A CN 110442983A
- Authority
- CN
- China
- Prior art keywords
- physical layout
- equivalent circuit
- circuit
- working lining
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 53
- 238000013461 design Methods 0.000 claims abstract description 15
- 230000006870 function Effects 0.000 claims description 63
- 238000010586 diagram Methods 0.000 claims description 11
- 230000005611 electricity Effects 0.000 claims description 10
- 239000002184 metal Substances 0.000 claims description 8
- 229910052751 metal Inorganic materials 0.000 claims description 8
- 230000010355 oscillation Effects 0.000 claims description 7
- 238000004590 computer program Methods 0.000 claims description 4
- 239000003990 capacitor Substances 0.000 claims description 3
- 238000004088 simulation Methods 0.000 claims description 3
- 238000004364 calculation method Methods 0.000 claims 1
- 238000004519 manufacturing process Methods 0.000 abstract description 20
- 238000012545 processing Methods 0.000 abstract description 12
- 239000000758 substrate Substances 0.000 description 10
- 238000004891 communication Methods 0.000 description 4
- 230000005291 magnetic effect Effects 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- -1 resistance Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses a method, a device, equipment and a storage medium for generating a physical layout of an integrated circuit system. The method comprises the following steps: establishing a working layer combination, wherein the working layer combination comprises an active layer, a passive layer and a terminal layer which are sequentially arranged from bottom to top; obtaining an equivalent circuit of an integrated circuit system; forming a physical layout of the integrated circuit system in the working layer combination by using a physical layout unit library based on an equivalent circuit of the integrated circuit system; the consistency of the physical layout of the integrated circuit system and the equivalent circuit of the integrated circuit system is verified, and by the technical scheme of the invention, the physical layout of the integrated circuit system with the same target circuit function as the equivalent circuit of the integrated circuit system can be generated to serve as a bridge for communicating the design and the production of the equivalent circuit of the integrated circuit system, so that the production cost of processing and manufacturing the integrated circuit system with the target circuit function is saved.
Description
Technical field
The present embodiments relate to computer technology more particularly to a kind of IC system physical layout generation method,
Device, equipment and storage medium.
Background technique
With the development of science and technology, integrated circuit is a part indispensable in people's daily life.
IC system is the circuit system for including integrated circuit, currently, needing a kind of circuit including integrated circuit
The generation method of system physical domain, as the bridge that IC system designs and produces is linked up, to save processing and manufacturing
Realize the production cost of the IC system of objective circuit function.
Summary of the invention
The embodiment of the present invention provides a kind of IC system physical layout generation method, device, equipment and storage medium,
IC system physical layout is generated to realize, saves the life that the IC system of objective circuit function is realized in processing and manufacturing
Produce cost.
In a first aspect, the embodiment of the invention provides IC system physical layout generation methods, comprising: establish work
Layer combination, the working lining combination includes active layer, passive layer and the terminating layer being from bottom to top arranged successively；
Obtain the equivalent circuit of the IC system；
Based on the equivalent circuit of the IC system, and physical pattern unit library is utilized, is combined in the working lining
Middle formation IC system physical layout；
The equivalent circuit of the IC system physical layout and IC system is subjected to consistency checking.
Second aspect, the embodiment of the invention also provides a kind of IC system physical layout generating means, this is integrated
Circuit system physical layout generating means include: that module is established in working lining combination, for establishing working lining combination, the working lining
Combination includes active layer, passive layer and the terminating layer being from bottom to top arranged successively；
Equivalent circuit obtains module, for obtaining the equivalent circuit of the IC system；
Physical layout forms module, combines with the working lining establish module and acquisition module electrical connection respectively, use
In the equivalent circuit based on the IC system, and physical pattern unit library is utilized, is formed in working lining combination
IC system physical layout；
Authentication module forms module with the acquisition module and the physical layout respectively and is electrically connected, is used for the collection
Consistency checking is carried out at the equivalent circuit of circuit system physical layout and IC system.
The third aspect the embodiment of the invention also provides a kind of computer equipment, including memory, processor and is stored in
On memory and the computer program that can run on a processor, the processor are realized when executing described program as the present invention is real
Apply any IC system physical layout generation method method in example.
Fourth aspect, the embodiment of the invention also provides a kind of computer readable storage mediums, are stored thereon with computer
Program realizes that the IC system physical layout as described in any in the embodiment of the present invention is raw when the program is executed by processor
At method method.
The embodiment of the present invention utilizes physical pattern unit library by the equivalent circuit of IC system, in working lining
IC system physical layout is formed in combination, later by the equivalent of IC system physical layout and IC system
Circuit carries out consistency checking, solves the problems, such as IC system high production cost, realizes and generates and IC system
The IC system physical layout of the identical objective circuit function of equivalent circuit, as the equivalent electricity of IC system is linked up
Bridge between the design and producing of road, to save the production cost for fabricating the IC system for realizing objective circuit function
Effect.
Detailed description of the invention
In order to illustrate the technical solution of the embodiments of the present invention more clearly, below will be to needed in the embodiment attached
Figure is briefly described, it should be understood that the following drawings illustrates only certain embodiments of the present invention, therefore is not construed as pair
The restriction of range for those of ordinary skill in the art without creative efforts, can also be according to this
A little attached drawings obtain other relevant attached drawings.
Fig. 1 is a kind of flow chart for IC system physical layout generation method that the embodiment of the present invention one provides；
Fig. 2 is a kind of structural schematic diagram for physical layout that the embodiment of the present invention one provides；
Fig. 3 is a kind of flow chart of IC system physical layout generation method provided by Embodiment 2 of the present invention；
Fig. 4 is a kind of flow chart for IC system physical layout generation method that the embodiment of the present invention three provides；
Fig. 5 is a kind of structural schematic diagram for physical layout that the embodiment of the present invention three provides；
Fig. 6 is the structural schematic diagram for another physical layout that the embodiment of the present invention three provides；
Fig. 7 is the structural schematic diagram for another physical layout that the embodiment of the present invention three provides；
Fig. 8 is a kind of structural representation for IC system physical layout generating means that the embodiment of the present invention four provides
Figure；
Fig. 9 is the structural representation for another IC system physical layout generating means that the embodiment of the present invention four provides
Figure；
Figure 10 is the structural schematic diagram of one of the embodiment of the present invention five computer equipment.
Specific embodiment
The present invention is described in further detail with reference to the accompanying drawings and examples.It is understood that this place is retouched
The specific embodiment stated is used only for explaining the present invention rather than limiting the invention.It also should be noted that in order to just
Only the parts related to the present invention are shown in description, attached drawing rather than entire infrastructure.
It should also be noted that similar label and letter indicate similar terms in following attached drawing, therefore, once a certain Xiang Yi
It is defined in a attached drawing, does not then need that it is further defined and explained in subsequent attached drawing.Meanwhile of the invention
In description, term " first ", " second " etc. are only used for distinguishing description, are not understood to indicate or imply relative importance.
Embodiment one
Fig. 1 is a kind of flow chart for IC system physical layout generation method that the embodiment of the present invention one provides, this
Embodiment is applicable to before IC system production, generates objective circuit identical with the equivalent circuit of IC system
The case where IC system physical layout of function, this method can be by the IC system physics in the embodiment of the present invention
The device that domain generates executes, and the mode which can be used software and/or hardware is realized, as shown in Figure 1, this method is specific
Include the following steps:
S110, establish working lining combination, working lining combination include from bottom to top be arranged successively active layer, passive layer and
Terminating layer.
In the present embodiment, the physical layout of the device formed based on active layer can be formed in working lining combination
The physical layout of the passive device formed based on passive layer is formed in the passive layer in working lining combination, will be used for by active layer
The physical layout of the pin of electrical connection is formed in the terminating layer in working lining combination.
It illustratively, referring to fig. 2, include the active layer 10 being from bottom to top arranged successively, nothing Fig. 2 shows working lining combination
Active layer 20 and terminating layer 30, active layer 10 can form the physical layout of the device formed based on active layer, be with transistor
Example, wherein transistor includes active region 11, source dopant regions 12, drain doping region 13, source metal electrode 14, leakage
Pole metal electrode 15, grid 16 and gate metal electrode 17.Passive layer 20 can form the physical layout of passive device, such as
Passive device 21,22 and 23.Terminating layer 30 can form the physical layout of the pin for electrical connection, illustratively, terminal
Layer includes opening 31, dielectric layer 32 and metal layer 33.
S120, the equivalent circuit for obtaining IC system.
In the present embodiment, integrated circuit is exactly our usually said chips, it is on specific production line
The elements such as metal-oxide-semiconductor, resistance, capacitor, diode with certain function are integrated in above small silicon wafer, multipotency layer gold is passed through
Belong to line interconnection together, be then encapsulated in a closing shell and draw corresponding function pin, there can be specific function together only
Vertical microcircuit structure.IC system includes printed circuit board, the chip on printed circuit board, is electrically connected with chip
Discrete device and matching device.
S130, the equivalent circuit based on IC system, and physical pattern unit library is utilized, the shape in working lining combination
At IC system physical layout.
In the present embodiment, physical pattern unit library is illustrative, can select technological design kit (process
Design kit, PDK).
In the present embodiment, based on the equivalent circuit of IC system, integrated electricity is obtained in physical pattern unit library
Road system physical domain, and be formed in working lining combination.Working lining combination includes the active layer being from bottom to top arranged successively, nothing
Active layer and terminating layer.When IC system includes printed circuit board, the chip on printed circuit board, is electrically connected with chip
It, illustratively, can be by the device formed based on active layer in IC system when the discrete device and matching device that connect
The passive device formed based on passive layer in IC system is formed in working lining by the active layer in working lining combination
Pin in IC system is formed in the terminating layer in working lining combination by the passive layer in combination.
S140, the equivalent circuit of IC system physical layout and IC system is subjected to consistency checking.
In the present embodiment, the IC system physical layout for having passed through consistency checking may be implemented and integrated electricity
The identical objective circuit function of the equivalent circuit of road system.
Wherein, consistency checking includes design size consistency checking, layout and schematic diagram consistency checking and electrical property
It can consistency checking.Dimensional uniformity verifies (design rule check, DRC), for guaranteeing the geometric figure of physical layout
Combination process rule requirement, so that chip can be produced in processing line.Layout and schematic diagram consistency checking (layout
Vs schematic, LVS) physical layout and equivalent circuit that design obtains are compared, check each size of devices and connection
Whether relationship is completely the same.Electrical property consistency verifies (electrical rule check, ERC), main to check that domain is electrical
Can, as substrate whether correctly connect power supply or, have non-grid hanging etc., to guarantee that each device can work normally.
Occur the method to the physical layout for generating integrated circuit (chip) in the prior art, includes collection there is no generating
At the method for the physical layout of the IC system of circuit, therefore, the integrated electricity of objective circuit function is realized in processing and manufacturing
During the system of road, when the discrete device being electrically connected with chip and matches device when something goes wrong, may result in chip
It damages, so that increasing the production cost that the IC system of objective circuit function is realized in processing and manufacturing.
The technical solution of the present embodiment by the equivalent circuit of IC system, and utilizes physical pattern unit library, In
IC system physical layout is formed in working lining combination, later by IC system physical layout and IC system
Equivalent circuit carry out consistency checking, objective circuit function identical with the equivalent circuit of IC system can be generated
IC system physical layout, as the bridge linked up between the design and producing of IC system equivalent circuit, with section
Save the production cost that the IC system of objective circuit function is realized in processing and manufacturing.The technical solution of the present embodiment, Ke Yisheng
The physical layout for realizing the IC system of certain objective circuit function is produced, illustratively can be the collection for realizing radio-frequency enabled
At the physical layout of circuit system.
Embodiment two
Fig. 3 is the flow chart of one of the embodiment of the present invention two IC system physical layout generation method, this reality
Example is applied to optimize based on above-described embodiment, in the present embodiment,
As shown in figure 3, the method for the present embodiment specifically comprises the following steps:
S210, establish working lining combination, working lining combination include from bottom to top be arranged successively active layer, passive layer and
Terminating layer.
S220, the objective circuit function according to IC system, obtain the equivalent circuit sketch of IC system.
Illustratively, method provided in this embodiment may include the method that can complete circuit design in the prior art,
Come complete IC system equivalent circuit sketch generating process.
S230, the emulation that objective circuit function is carried out to the equivalent circuit sketch of IC system, accomplished target
The equivalent circuit of the IC system of circuit function, wherein circuit function includes power consumption, electric current, voltage, temperature, the pressure amplitude of oscillation
And one of input-output characteristic or a variety of.
In the present embodiment, the emulation that objective circuit function is carried out to the equivalent circuit sketch of IC system, obtains
Realize the equivalent circuit of the IC system of objective circuit function, illustratively, method provided in this embodiment may include
The method that can complete circuit design in the prior art, come complete IC system equivalent circuit generating process.
S240, the equivalent circuit for obtaining IC system.
S250, the equivalent circuit based on IC system, and physical pattern unit library is utilized, the shape in working lining combination
At IC system physical layout.
S260, the equivalent circuit of IC system physical layout and IC system is subjected to consistency checking.
The technical solution of the present embodiment, by the objective circuit function of IC system, emulation obtains and objective circuit
The equivalent circuit of the IC system of function match is then based on the equivalent circuit of IC system, and utilizes physical version
Figure cell library, working lining combination in formed IC system physical layout, later by IC system physical layout with
The equivalent circuit of IC system carries out consistency checking, can generate mesh identical with the equivalent circuit of IC system
The IC system physical layout of circuit function is marked, as linking up between the design and producing of IC system equivalent circuit
Bridge, with save fabricate realize objective circuit function IC system production cost.
Embodiment three
Fig. 4 is the flow chart of one of the embodiment of the present invention three IC system physical layout generation method, this reality
Example is applied to optimize based on above-described embodiment, in the present embodiment,
As shown in figure 4, the method for the present embodiment specifically comprises the following steps:
S310, establish working lining combination, working lining combination include from bottom to top be arranged successively active layer, passive layer and
Terminating layer.
S320, the objective circuit function according to IC system, obtain the equivalent circuit sketch of IC system.
S330, the emulation that objective circuit function is carried out to the equivalent circuit sketch of IC system, accomplished target
The equivalent circuit of the IC system of circuit function, wherein circuit function includes power consumption, electric current, voltage, temperature, the pressure amplitude of oscillation
And one of input-output characteristic or a variety of.
S340, the equivalent circuit for obtaining IC system.
S350, printed circuit board is generated in working lining combination.
Illustratively, a kind of printed circuit board generated into working lining combination, including 2 cores 6 are shown referring to Fig. 5, Fig. 5
Veneer structure includes 6 laminar substrates, is L1, L2, L3, L4, L5 and the L6 being arranged successively from top to bottom respectively, wherein substrate
A core devices can be formed between L2 and substrate L3, the distance between substrate L2 and substrate L3 are the thickness of core devices.
A core devices can be formed between substrate L4 and substrate L5, the distance between substrate L4 and substrate L5 are the thickness of core devices
Degree.
S360, the equivalent circuit based on IC system, the object of radio frequency chip is obtained from physical pattern unit library respectively
It manages domain, discrete device and matches the physical layout of device and the physical layout of radio frequency chip pin.
In the present embodiment, chip is illustratively radio frequency chip, corresponding IC system, including radio frequency chip,
And the discrete device and matching device being electrically connected with radio frequency chip by the pin of radio frequency chip.Discrete device and matching device
The peripheral circuit of its chip functions will be realized by collectively forming radio frequency chip.Wherein, discrete device includes capacitor, inductance and resistance
One or more of；Matching device includes metal wire and/or metal column.
S370, the property parameters according to radio frequency chip form the physical version of radio frequency chip in the active layer of printed circuit board
Figure, according to discrete device and match device property parameters, printed circuit board passive layer formed discrete device and
Physical layout with device forms radio frequency chip in the terminating layer of printed circuit board according to the property parameters of radio frequency chip pin
The physical layout of pin.
Wherein, the property parameters of radio frequency chip include radio frequency chip include device name, device process conditions and
One of circuit function of device is a variety of；Discrete device and match device property parameters include discrete device and
One of circuit function of the process conditions of the device name, device that include with device, the shape of device and device is more
Kind；The property parameters of radio frequency chip pin include the number of pin, the coordinate of pin, the process conditions of pin, the title of pin
And one of circuit function of pin or a variety of；Circuit function includes power consumption, electric current, voltage, temperature, the pressure amplitude of oscillation and defeated
Enter one of output characteristics or a variety of.
By taking the process conditions of pin as an example, the pin that different technology conditions generate, is distinguishing on physical layout.Show
Example property, the physical layout of the first chip pin 40 is shown referring to Fig. 6, Fig. 6, the region 41 generated including high temperature and low temperature are raw
At region 42.Fig. 7 shows the second chip pin 50, is made of copper post, and the temperature condition of entire pin is identical.With
It is illustrated for the coordinate of pin, in physical layout, can show the coordinate position of pin.Therefore, physical layout is being formed
When, the property parameters for the device for including according to IC system are needed, carry out the corresponding region of printed circuit board to form correspondence
Device physical layout.
S380, the equivalent circuit of IC system physical layout and IC system is subjected to consistency checking.
The technical solution of the present embodiment, by the objective circuit function of IC system, specifically, objective circuit function
For frequency microwave function, then emulation obtains the equivalent circuit with the IC system of objective circuit function match, then base
In the equivalent circuit of IC system, and physical pattern unit library is utilized, obtains radio frequency core respectively from physical pattern unit library
The physical layout of piece, discrete device and the physical layout of device and the physical layout of radio frequency chip pin are matched, according to penetrating
The property parameters of frequency chip form the physical layout of radio frequency chip in the active layer of printed circuit board, according to discrete device and
The property parameters for matching device form discrete device in the passive layer of printed circuit board and match the physical layout of device, root
According to the property parameters of radio frequency chip pin, the physical layout of radio frequency chip pin is formed in the terminating layer of printed circuit board, later
The equivalent circuit of IC system physical layout and IC system is subjected to consistency checking, can be generated and integrated electricity
The IC system physical layout of the identical objective circuit function of the equivalent circuit of road system, as integrated circuit system is linked up
Bridge between system equivalent circuit design and producing fabricates the IC system for realizing objective circuit function to save
Production cost.
Example IV
Fig. 8 is a kind of structural representation for IC system physical layout generating means that the embodiment of the present invention four provides
Figure.The present embodiment is applicable to before IC system production, generates the IC system object for realizing objective circuit function
The case where managing domain, the mode which can be used software and/or hardware is realized, which can be integrated in any provide and integrate electricity
In the equipment of the function of road system physical domain generation method, as shown in figure 8, the IC system physical layout generates dress
Set and specifically include: module 410 is established in working lining combination, equivalent circuit obtains module 420, physical layout forms module 430 and is tested
Demonstrate,prove module 440.
Wherein, module 410 is established in working lining combination, and for establishing working lining combination, working lining combination includes from bottom to top
Active layer, passive layer and the terminating layer being arranged successively；Equivalent circuit obtains module 420, for obtaining IC system
Equivalent circuit；Physical layout forms module 430, combines with working lining establish module 410 and equivalent circuit acquisition module 420 respectively
Electrical connection for the equivalent circuit based on IC system, and utilizes physical pattern unit library, is formed in working lining combination
IC system physical layout；Authentication module 440 obtains module 420 with equivalent circuit respectively and physical layout forms module
430 electrical connections, for the equivalent circuit of IC system physical layout and IC system to be carried out consistency checking.
The technical solution of the present embodiment, the equivalent circuit of IC system, and physical pattern unit library is utilized, it is working
Form IC system physical layout in layer combination, later by IC system physical layout and IC system etc.
It imitates circuit and carries out consistency checking, the integrated of objective circuit function identical with the equivalent circuit of IC system can be generated
Circuit system physical layout is added as the bridge linked up between the design and producing of IC system equivalent circuit with saving
The production cost of the IC system of objective circuit function is realized in work manufacture.
Optionally, based on the above technical solution, Fig. 9 is another integrated circuit that the embodiment of the present invention four provides
The structural schematic diagram of system physical domain generating means further includes equivalent circuit generation module 450, with equivalent circuit referring to Fig. 9
It obtains module 420 to be electrically connected, equivalent circuit generation module 450 includes that equivalent circuit sketch generation unit 4501 and equivalent circuit are imitative
True unit 4502；
Equivalent circuit sketch generation unit 4501 is used for the objective circuit function according to IC system, obtains integrated electricity
The equivalent circuit sketch of road system.
Equivalent circuit simulation unit 4502 is used to carry out objective circuit function to the equivalent circuit sketch of IC system
Emulation, obtain the equivalent circuit with the IC system of objective circuit function match, wherein circuit function include power consumption,
Electric current, voltage, temperature, pressure one of the amplitude of oscillation and input-output characteristic or a variety of.
Optionally, based on the above technical solution, it includes that printed circuit board generates list that physical layout, which forms module 430,
Member, for generating printed circuit board, physical layout acquiring unit, for being based on the integrated circuit in working lining combination
The equivalent circuit of system, from the physical pattern unit library obtain respectively the physical layout of radio frequency chip, discrete device and
The physical layout of physical layout and radio frequency chip pin with device.
It further includes physical layout generation unit that physical layout, which forms module 430, for the attribute according to the radio frequency chip
Parameter forms the physical layout of the radio frequency chip in the active layer of the printed circuit board, according to the discrete device and
The property parameters of the matching device form the discrete device in the passive layer of the printed circuit board and match device
Physical layout forms the radio frequency in the terminating layer of the printed circuit board according to the property parameters of the radio frequency chip pin
The physical layout of chip pin.
Method provided by any embodiment of the invention can be performed in the said goods, has the corresponding functional module of execution method
And beneficial effect.
Embodiment five
Figure 10 is the structural schematic diagram of one of the embodiment of the present invention five computer equipment.Figure 10, which is shown, to be suitable for being used to
Realize the block diagram of the exemplary computer device 12 of embodiment of the present invention.The computer equipment 12 that Figure 10 is shown is only one
Example, should not function to the embodiment of the present invention and use scope bring any restrictions.
As shown in Figure 10, computer equipment 12 is showed in the form of universal computing device.The component of computer equipment 12 can
To include but is not limited to: one or more processor or processing unit 16, system storage 28 connect different system components
The bus 18 of (including system storage 28 and processing unit 16).
Bus 18 indicates one of a few class bus structures or a variety of, including memory bus or Memory Controller,
Peripheral bus, graphics acceleration port, processor or the local bus using any bus structures in a variety of bus structures.It lifts
For example, these architectures include but is not limited to industry standard architecture (ISA) bus, microchannel architecture (MAC)
Bus, enhanced isa bus, Video Electronics Standards Association (VESA) local bus and peripheral component interconnection (PCI) bus.
Computer equipment 12 typically comprises a variety of computer system readable media.These media can be it is any can be by
The usable medium that computer equipment 12 accesses, including volatile and non-volatile media, moveable and immovable medium.
System storage 28 may include the computer system readable media of form of volatile memory, such as arbitrary access
Memory (RAM) 30 and/or cache memory 32.Computer equipment 12 may further include it is other it is removable/can not
Mobile, volatile/non-volatile computer system storage medium.Only as an example, storage system 34 can be used for reading and writing not
Movably, non-volatile magnetic media (Figure 10 do not show, commonly referred to as " hard disk drive ").It, can although being not shown in Figure 10
To provide the disc driver for reading and writing to removable non-volatile magnetic disk (such as " floppy disk "), and it is non-volatile to moving
Property CD (such as CD-ROM, DVD-ROM or other optical mediums) read and write CD drive.In these cases, each drive
Dynamic device can be connected by one or more data media interfaces with bus 18.Memory 28 may include at least one program
Product, the program product have one group of (for example, at least one) program module, these program modules are configured to perform the present invention
The function of each embodiment.
Program/utility 40 with one group of (at least one) program module 42 can store in such as memory 28
In, such program module 42 includes --- but being not limited to --- operating system, one or more application program, other programs
It may include the realization of network environment in module and program data, each of these examples or certain combination.Program mould
Block 42 usually executes function and/or method in embodiment described in the invention.
Computer equipment 12 can also be with one or more external equipments 14 (such as keyboard, sensing equipment, display 24
Deng) communication, can also be enabled a user to one or more equipment interact with the computer equipment 12 communicate, and/or with make
The computer equipment 12 any equipment (such as network interface card, the modulatedemodulate that can be communicated with one or more of the other calculating equipment
Adjust device etc.) communication.This communication can be carried out by input/output (I/O) interface 22.In addition, the calculating in the present embodiment
Machine equipment 12, display 24 exist not as independent individual, but are embedded in mirror surface, not aobvious in the display surface of display 24
When showing, the display surface of display 24 visually combines together with mirror surface.Also, computer equipment 12 can also be suitable by network
Orchestration 20 and one or more network (such as local area network (LAN), wide area network (WAN) and/or public network, such as internet)
Communication.As shown, network adapter 20 is communicated by bus 18 with other modules of computer equipment 12.It should be understood that the greatest extent
Pipe is not shown in the figure, and other hardware and/or software module can be used in conjunction with computer equipment 12, including but not limited to: micro- generation
Code, device driver, redundant processing unit, external disk drive array, RAID system, tape drive and data backup are deposited
Storage system etc..
Processing unit 16 by the program that is stored in system storage 28 of operation, thereby executing various function application and
Data processing, such as realize method provided by the embodiment of the present invention.
Embodiment six
The embodiment of the present invention six provides a kind of computer readable storage medium, is stored thereon with computer program, the journey
The IC system physical layout generation method provided such as all inventive embodiments of the application is provided when sequence is executed by processor.
It can be using any combination of one or more computer-readable media.Computer-readable medium can be calculating
Machine readable signal medium or computer readable storage medium.Computer readable storage medium for example can be --- but it is unlimited
In system, device or the device of --- electricity, magnetic, optical, electromagnetic, infrared ray or semiconductor, or any above combination.It calculates
The more specific example (non exhaustive list) of machine readable storage medium storing program for executing includes: electrical connection with one or more conducting wires, just
Taking formula computer disk, hard disk, random access memory (RAM), read-only memory (ROM), erasable type may be programmed read-only storage
Device (EPROM or flash memory), optical fiber, portable compact disc read-only memory (CD-ROM), light storage device, magnetic memory device,
Or above-mentioned any appropriate combination.In this document, computer readable storage medium can be it is any include or storage journey
The tangible medium of sequence, the program can be commanded execution system, device or device use or in connection.
Computer-readable signal media may include in a base band or as carrier wave a part propagate data-signal,
Wherein carry computer-readable program code.The data-signal of this propagation can take various forms, including --- but
It is not limited to --- electromagnetic signal, optical signal or above-mentioned any appropriate combination.Computer-readable signal media can also be
Any computer-readable medium other than computer readable storage medium, which can send, propagate or
Transmission is for by the use of instruction execution system, device or device or program in connection.
The program code for including on computer-readable medium can transmit with any suitable medium, including --- but it is unlimited
In --- wireless, electric wire, optical cable, RF etc. or above-mentioned any appropriate combination.
The computer for executing operation of the present invention can be write with one or more programming languages or combinations thereof
Program code, described program design language include object oriented program language-such as Java, Smalltalk, C++,
It further include conventional procedural programming language-such as " C " language or similar programming language.Program code can be with
It fully executes, partly execute on the user computer on the user computer, being executed as an independent software package, portion
Divide and partially executes or executed on a remote computer or server completely on the remote computer on the user computer.In
Be related in the situation of remote computer, remote computer can pass through the network of any kind --- including local area network (LAN) or
Wide area network (WAN)-be connected to subscriber computer, or, it may be connected to outer computer (such as mentioned using Internet service
It is connected for quotient by internet).
Note that the above is only a better embodiment of the present invention and the applied technical principle.It will be appreciated by those skilled in the art that
The invention is not limited to the specific embodiments described herein, be able to carry out for a person skilled in the art it is various it is apparent variation,
It readjusts and substitutes without departing from protection scope of the present invention.Therefore, although being carried out by above embodiments to the present invention
It is described in further detail, but the present invention is not limited to the above embodiments only, without departing from the inventive concept, also
It may include more other equivalent embodiments, and the scope of the invention is determined by the scope of the appended claims.
Claims (10)
1. a kind of IC system physical layout generation method characterized by comprising
Working lining combination is established, the working lining combination includes active layer, passive layer and the terminal being from bottom to top arranged successively
Layer；
Obtain the equivalent circuit of the IC system；
Based on the equivalent circuit of the IC system, and physical pattern unit library is utilized, the shape in working lining combination
At IC system physical layout；
The equivalent circuit of the IC system physical layout and IC system is subjected to consistency checking.
2. IC system physical layout generation method according to claim 1, which is characterized in that described in the acquisition
Include: before the equivalent circuit of IC system
According to the objective circuit function of IC system, the equivalent circuit sketch of the IC system is obtained；
The emulation of the objective circuit function, the accomplished mesh are carried out to the equivalent circuit sketch of the IC system
Mark circuit function IC system equivalent circuit, wherein the circuit function include power consumption, electric current, voltage, temperature,
Press one of the amplitude of oscillation and input-output characteristic or a variety of.
3. IC system physical layout generation method according to claim 1, which is characterized in that the consistency is tested
Card includes that design size consistency checking, layout and schematic diagram consistency checking and electrical property consistency are verified.
4. IC system physical layout generation method according to claim 1, which is characterized in that based on described integrated
The equivalent circuit of circuit system, and physical pattern unit library is utilized, IC system object is formed in working lining combination
Managing domain includes:
Printed circuit board is generated in working lining combination；
Based on the equivalent circuit of the IC system, the physics of radio frequency chip is obtained respectively from the physical pattern unit library
The physical layout of domain, the physical layout of discrete device and matching device and radio frequency chip pin；
According to the property parameters of the radio frequency chip, the physics of the radio frequency chip is formed in the active layer of the printed circuit board
Domain is formed according to the discrete device and the property parameters of the matching device in the passive layer of the printed circuit board
The discrete device and the physical layout for matching device, according to the property parameters of the radio frequency chip pin, in the printing
The terminating layer of circuit board forms the physical layout of the radio frequency chip pin.
5. IC system physical layout generation method according to claim 4, which is characterized in that the radio frequency chip
Property parameters include in device name, the process conditions of device and the circuit function of device that the radio frequency chip includes
It is one or more；The property parameters of the discrete device and the matching device include the discrete device and the matching
One of circuit function of the process conditions of device name, device, the shape of device and device that device includes is a variety of；
The property parameters of the radio frequency chip pin include the number of pin, the coordinate of pin, the process conditions of pin, the title of pin
And one of circuit function of pin or a variety of；The circuit function include power consumption, electric current, voltage, temperature, pressure the amplitude of oscillation with
And one of input-output characteristic or a variety of.
6. IC system physical layout generation method according to claim 4, which is characterized in that the discrete device
Including one or more of capacitor, inductance and resistance；The matching device includes metal wire and/or metal column.
7. a kind of IC system physical layout generating means, feature are being, comprising:
Module is established in working lining combination, and for establishing working lining combination, the working lining combination includes from bottom to top being arranged successively
Active layer, passive layer and terminating layer；
Equivalent circuit obtains module, for obtaining the equivalent circuit of the IC system；
Physical layout formed module, combine respectively with the working lining establish module and the equivalent circuit acquisition module be electrically connected
It connects, for the equivalent circuit based on the IC system, and utilizes physical pattern unit library, in working lining combination
Form IC system physical layout；
Authentication module, obtains module with the equivalent circuit respectively and the physical layout forms module and is electrically connected, and is used for institute
The equivalent circuit for stating IC system physical layout and IC system carries out consistency checking.
8. IC system physical layout generating means according to claim 7, which is characterized in that further include equivalent electricity
Road generation module obtains module with the equivalent circuit and is electrically connected, and the equivalent circuit generation module includes equivalent circuit sketch
Generation unit and equivalent circuit simulation unit；
The equivalent circuit sketch generation unit is used for the objective circuit function according to IC system, obtains the integrated electricity
The equivalent circuit sketch of road system；
The equivalent circuit simulation unit is used to carry out the objective circuit to the equivalent circuit sketch of the IC system
The emulation of function obtains the equivalent circuit with the IC system of the objective circuit function match, wherein the circuit function
It can include power consumption, electric current, voltage, temperature, pressure one of the amplitude of oscillation and input-output characteristic or a variety of.
9. a kind of computer equipment including memory, processor and stores the meter that can be run on a memory and on a processor
Calculation machine program, which is characterized in that the processor realizes the side as described in any in claim 1-7 when executing described program
Method.
10. a kind of computer readable storage medium, is stored thereon with computer program, which is characterized in that the program is by processor
The method as described in any in claim 1-7 is realized when execution.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910734808.5A CN110442983A (en) | 2019-08-09 | 2019-08-09 | Method, device and equipment for generating physical layout of integrated circuit system and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910734808.5A CN110442983A (en) | 2019-08-09 | 2019-08-09 | Method, device and equipment for generating physical layout of integrated circuit system and storage medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110442983A true CN110442983A (en) | 2019-11-12 |
Family
ID=68434253
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910734808.5A Pending CN110442983A (en) | 2019-08-09 | 2019-08-09 | Method, device and equipment for generating physical layout of integrated circuit system and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110442983A (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111241775A (en) * | 2019-12-27 | 2020-06-05 | 成都锐成芯微科技股份有限公司 | Integrated circuit layout splicing method |
| CN111737943A (en) * | 2020-08-06 | 2020-10-02 | 北京智芯仿真科技有限公司 | Integrated circuit IBIS model extraction method and system based on equivalent circuit model |
| CN112069750A (en) * | 2020-08-14 | 2020-12-11 | 上海华虹宏力半导体制造有限公司 | Layout verification method, device, equipment and storage medium |
| CN112347719A (en) * | 2020-11-05 | 2021-02-09 | 深圳市华星光电半导体显示技术有限公司 | Design drawing processing method and device, computer equipment and storage medium |
| CN112560392A (en) * | 2020-12-16 | 2021-03-26 | 全芯智造技术有限公司 | Method, apparatus and storage medium for processing a circuit layout |
| CN112765914A (en) * | 2021-01-22 | 2021-05-07 | 上海华虹宏力半导体制造有限公司 | Method and system for automatically selecting design layer under layout design window |
| CN115774972A (en) * | 2022-12-02 | 2023-03-10 | 芯耀辉科技有限公司 | A system and method for consistency checking of system-in-package design |
| CN119250014A (en) * | 2024-10-17 | 2025-01-03 | 中茵微电子(南京)有限公司 | A method, system and electronic device for checking the validity of voltage marking of a layout line |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1510737A (en) * | 2002-12-24 | 2004-07-07 | 北京艾克赛利微电子技术有限公司 | Physic design method for analog and radio frequency integrated circuit |
| CN102722605A (en) * | 2012-05-22 | 2012-10-10 | 上海宏力半导体制造有限公司 | Circuit verification method and semiconductor device simulation method |
| CN103268380A (en) * | 2013-05-24 | 2013-08-28 | 中国兵器工业集团第二一四研究所苏州研发中心 | Analogue integrated circuit layout designing method capable of improving layout efficiency |
| CN108399299A (en) * | 2018-03-02 | 2018-08-14 | 京东方科技集团股份有限公司 | A kind of physical layout of integrated circuit generation method and device |
| CN108647390A (en) * | 2018-01-31 | 2018-10-12 | 深圳大学 | Standard cell library design method, design device, standard cell library and CMOS image sensor chip |
-
2019
- 2019-08-09 CN CN201910734808.5A patent/CN110442983A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1510737A (en) * | 2002-12-24 | 2004-07-07 | 北京艾克赛利微电子技术有限公司 | Physic design method for analog and radio frequency integrated circuit |
| CN102722605A (en) * | 2012-05-22 | 2012-10-10 | 上海宏力半导体制造有限公司 | Circuit verification method and semiconductor device simulation method |
| CN103268380A (en) * | 2013-05-24 | 2013-08-28 | 中国兵器工业集团第二一四研究所苏州研发中心 | Analogue integrated circuit layout designing method capable of improving layout efficiency |
| CN108647390A (en) * | 2018-01-31 | 2018-10-12 | 深圳大学 | Standard cell library design method, design device, standard cell library and CMOS image sensor chip |
| CN108399299A (en) * | 2018-03-02 | 2018-08-14 | 京东方科技集团股份有限公司 | A kind of physical layout of integrated circuit generation method and device |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111241775A (en) * | 2019-12-27 | 2020-06-05 | 成都锐成芯微科技股份有限公司 | Integrated circuit layout splicing method |
| CN111241775B (en) * | 2019-12-27 | 2023-05-30 | 成都锐成芯微科技股份有限公司 | Integrated circuit layout splicing method |
| CN111737943A (en) * | 2020-08-06 | 2020-10-02 | 北京智芯仿真科技有限公司 | Integrated circuit IBIS model extraction method and system based on equivalent circuit model |
| CN112069750A (en) * | 2020-08-14 | 2020-12-11 | 上海华虹宏力半导体制造有限公司 | Layout verification method, device, equipment and storage medium |
| CN112347719A (en) * | 2020-11-05 | 2021-02-09 | 深圳市华星光电半导体显示技术有限公司 | Design drawing processing method and device, computer equipment and storage medium |
| CN112347719B (en) * | 2020-11-05 | 2023-10-13 | 深圳市华星光电半导体显示技术有限公司 | Design drawing processing method and device, computer equipment and storage medium |
| CN112560392A (en) * | 2020-12-16 | 2021-03-26 | 全芯智造技术有限公司 | Method, apparatus and storage medium for processing a circuit layout |
| CN112560392B (en) * | 2020-12-16 | 2021-08-10 | 全芯智造技术有限公司 | Method, apparatus and storage medium for processing a circuit layout |
| CN112765914A (en) * | 2021-01-22 | 2021-05-07 | 上海华虹宏力半导体制造有限公司 | Method and system for automatically selecting design layer under layout design window |
| CN115774972A (en) * | 2022-12-02 | 2023-03-10 | 芯耀辉科技有限公司 | A system and method for consistency checking of system-in-package design |
| CN119250014A (en) * | 2024-10-17 | 2025-01-03 | 中茵微电子(南京)有限公司 | A method, system and electronic device for checking the validity of voltage marking of a layout line |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110442983A (en) | Method, device and equipment for generating physical layout of integrated circuit system and storage medium | |
| KR101377869B1 (en) | Identification of integrated circuits | |
| US8768677B2 (en) | Coupled analysis simulation apparatus and coupled analysis simulation method | |
| US8856701B1 (en) | Method of radio-frequency and microwave device generation | |
| Shringarpure et al. | Formulation and network model reduction for analysis of the power distribution network in a production-level multilayered printed circuit board | |
| CN109165227A (en) | Update/application method, system, medium and the terminal in EDA pad encapsulation library | |
| Gupta et al. | Flexibility-aware system-on-polymer (SoP): Concept to prototype | |
| Wang et al. | Simple and accurate inductance model of 3D inductor based on TSV | |
| Zhang et al. | Fast impedance prediction for power distribution network using deep learning | |
| WO2017052751A1 (en) | Substrate including structures to couple a capacitor to a packaged device and method of making same | |
| US20200128673A1 (en) | Stacked-component placement in multiple-damascene printed wiring boards for semiconductor package substrates | |
| CN113987748A (en) | DAB reliability assessment method, device and equipment based on field-circuit coupling | |
| Mandic et al. | Simple and scalable methodology for equivalent circuit modeling of IC packages | |
| Cecchetti et al. | Analytical evaluation of scattering parameters for equivalent circuit of through silicon via array | |
| CN113780148A (en) | Traffic sign image recognition model training method and traffic sign image recognition method | |
| CN107180130A (en) | A kind of parasitic parameter extraction method | |
| CN102663175B (en) | System and method for constructing three-dimensional model of radio-frequency passive device | |
| CN114329868B (en) | Safety distance verification method and device for power transformation equipment and computer equipment | |
| JP2010086011A (en) | Power supply noise analysis model creation method, power supply noise analysis model creation apparatus, and power supply noise analysis model creation program | |
| Chen et al. | Closed‐form impedance model for annular through‐silicon via pairs in three‐dimensional integration | |
| Han | Electromagnetic modeling of interconnections in three-dimensional integration | |
| JP6528761B2 (en) | INFORMATION PROCESSING APPARATUS, INFORMATION PROCESSING METHOD, AND STORAGE MEDIUM CONTAINING INFORMATION PROCESSING PROGRAM | |
| Hu et al. | On the applicability of two‐bit carbon nanotube through‐silicon via for power distribution networks in 3‐D integrated circuits | |
| CN114585153B (en) | Circuit board, electronic equipment and computing system | |
| CN119761298B (en) | A method, device, equipment and storage medium for optimizing solder ball arrangement |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20220505 Address after: 226000 room 901, building 19, Jianghai Jiayuan, Gangzha District, Nantong City, Jiangsu Province Applicant after: Huixun Yuancheng Electronic Technology (Nantong) Co.,Ltd. Applicant after: Zhenxin Communication Technology Co.,Ltd. Address before: 226000 room 901, building 19, Jianghai Jiayuan, Gangzha District, Nantong City, Jiangsu Province Applicant before: Huixun Yuancheng Electronic Technology (Nantong) Co.,Ltd. |
|
| TA01 | Transfer of patent application right | ||
| AD01 | Patent right deemed abandoned |
Effective date of abandoning: 20240712 |
|
| AD01 | Patent right deemed abandoned |