CN110162438B - Simulation debugging device and simulation debugging method - Google Patents
Simulation debugging device and simulation debugging method Download PDFInfo
- Publication number
- CN110162438B CN110162438B CN201910461616.1A CN201910461616A CN110162438B CN 110162438 B CN110162438 B CN 110162438B CN 201910461616 A CN201910461616 A CN 201910461616A CN 110162438 B CN110162438 B CN 110162438B
- Authority
- CN
- China
- Prior art keywords
- cid
- development environment
- integrated development
- simulation
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004088 simulation Methods 0.000 title claims abstract description 87
- 238000000034 method Methods 0.000 title claims abstract description 11
- 238000011161 development Methods 0.000 claims abstract description 64
- 238000007689 inspection Methods 0.000 claims abstract description 4
- 206010010099 Combined immunodeficiency Diseases 0.000 claims description 92
- 238000001360 collision-induced dissociation Methods 0.000 claims description 15
- 238000004891 communication Methods 0.000 abstract description 4
- 230000002159 abnormal effect Effects 0.000 description 3
- 230000005856 abnormality Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000006399 behavior Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention discloses a simulation debugging device, which comprises: an integrated development environment module and emulator installed on a user computer; the integrated development environment module is internally provided with a CID inspection module, the simulator is internally provided with a simulation chip, and the simulation chip is internally provided with a management module and a CID register; the CID register is connected with the integrated development environment module through a simulation debugging channel, and the management module is connected with the CID register through a register read-write channel. The invention also discloses a simulation debugging method. The invention can ensure that the simulator and the simulation chip enter a normal working state when a user starts user program debugging work through the integrated development environment software, and the simulation debugging channel is connected normally and has stable communication, thereby improving the debugging work efficiency.
Description
Technical Field
The invention relates to the field of processor chip simulation, in particular to a simulation debugging device. The invention also relates to a simulation debugging method.
Background
The processor chip has a user program developed by a user, and in the writing and debugging of the user program, a tool used is generally a simulation debugging device. The simulation chip containing various functions of the product processor chip is used in the simulation debugging device and is used for simulating the working behavior of the product processor chip, and the simulation chip is matched with other parts of the simulation debugging device (a program memory for storing a user program, a data memory for storing data, a debugging channel, an integrated development environment module installed on a user computer and the like) to realize the simulation running and various debugging functions of the user program and is used for simulating the debugging and testing of the actual product processor chip, the sending and pre-checking of a detection mechanism and the like.
After the existing simulation debugging device is powered on, an integrated development environment module installed on a user computer reads CID (chip identity identifier Chip Identification) in a simulation chip in a simulator through a debugging channel, if the CID is read, the integrated development environment module and the simulator are judged to be successfully connected in communication, the simulation chip can be accessed, and downloading and debugging of a user program are started. However, since the simulator and the simulation chip belong to development tools and are generally used for debugging of multiple-model multiple-series processor chips, the simulation chip is not the only real processor chip of one model, and CIDs meeting specifications and having a certain format cannot be allocated by manufacturers, in the existing simulation debugging device, when an integrated development environment module accesses the simulation chip through a debugging channel, the CIDs are read, and communication connection is established, the simulation chip only feeds back CIDs with random values to the integrated development environment module, and general integrated development environment software does not judge the values of the CIDs on the basis of general purpose consideration, and if CIDs with any values are read, connection of the debugging channel is judged to be successfully established, so that normal user program downloading and debugging can be performed.
In fact, if the simulator or the simulation chip has a problem, an abnormal CID is fed back to the integrated development environment module, or the CID read by the integrated development environment module is different from the CID generated by the simulation chip due to abnormal or unstable connection of the debugging channel, and the integrated development environment module does not judge the correctness of the CID, so that the user can continue the subsequent user program downloading and debugging operation on the integrated development environment module as long as the CID is read. However, at this time, since the simulator or the simulation chip has a problem, or the debug channel has abnormal or unstable connection, many anomalies will necessarily occur in the subsequent user program debug process; meanwhile, as the user program is in a development and debugging stage, the user program is immature, the possibility of abnormality caused by error of user program codes is extremely high, and the user can search and eliminate the problems of simulators, simulation chips or debugging channels or the problems caused by error of the user program codes, so that the complexity of the problems is greatly increased, and the debugging work efficiency is influenced.
Disclosure of Invention
The invention aims to solve the technical problem of providing a simulation debugging device, which can ensure that when a user starts user program debugging work through integrated development environment software, a simulator and a simulation chip enter a normal working state, and a simulation debugging channel is connected normally and communicated stably, so that the debugging working efficiency is improved; therefore, the invention also provides a simulation debugging method.
In order to solve the above technical problems, the simulation debugging device of the present invention includes:
an integrated development environment module and emulator installed on a user computer; the integrated development environment module is internally provided with a CID inspection module, the simulator is internally provided with a simulation chip, and the simulation chip is internally provided with a management module and a CID register;
the CID register is connected with the integrated development environment module through a simulation debugging channel, and the management module is connected with the CID register through a register read-write channel;
after the simulator is electrified, the management module of the simulation chip can generate a group of CIDs conforming to a specified format and write the CIDs into a CID register through a register read-write channel; the integrated development environment module reads CID from the CID register through a simulation debugging channel; the CID checking module in the integrated development environment module checks the read CID to judge whether the CID accords with the CID of the appointed format, and if the CID accords with the CID of the appointed format, the CID checking module informs the integrated development environment module that the stable connection is established in the simulation debugging channel, and the simulator and the simulation chip are in a normal working state.
The other technical scheme adopted by the simulation debugging device is that the simulation debugging device comprises: a user computer and a simulator; the user computer is internally provided with a CID checking module, the simulator is internally provided with a simulation chip, and the simulation chip is internally provided with a management module and a CID register; the CID register is connected with the user computer through a simulation debugging channel, and the management module is connected with the CID register through a register read-write channel.
The user computer is provided with an integrated development environment module, the CID checking module is arranged in the integrated development environment module, and the CID register is connected with the integrated development environment module through a simulation debugging channel.
The simulation debugging method of the invention adopts the following technical scheme: after the simulator is electrified each time, the management module of the simulation chip generates a group of CIDs conforming to the appointed format and writes the CIDs into the CID register of the simulation chip through the register read-write channel; an integrated development environment module installed on a user computer reads CID from the CID register 4 through a simulation debugging channel; the CID checking module in the integrated development environment module 5 first checks the read CID to determine whether it is a CID conforming to the specified format, and if so, the CID checking module notifies the integrated development environment module that the simulator and the simulation chip connected to the integrated development environment module have all entered a normal operating state, and the simulation debug channel has established stable connection.
By adopting the simulation debugging device and the simulation debugging method, the CID with the specified format is automatically generated after the simulator is electrified every time, and after the integrated development environment module acquires and checks the CID through the simulation debugging channel, whether the simulator and the simulation chip work normally or not is determined, and whether the simulation debugging channel is connected stably or not is determined. When a user starts user program debugging work through the integrated development environment module, the simulator and the simulation chip enter a normal working state, and the simulation debugging channel is connected normally and is stable in communication. Only if the simulator works normally, the simulation debugging channel is connected stably, and a user can start downloading and debugging of the user program through the integrated development environment module. When the debugging abnormality of the user program code occurs, the method helps the user to eliminate suspicion and possibility of problems existing in the simulator and the simulation debugging channel in advance, reduces complexity of the problems, only needs to pay attention to the problems of the user program code, and helps the user to improve efficiency of debugging work of the user program.
Drawings
The invention is described in further detail below with reference to the attached drawings and detailed description:
fig. 1 is a schematic structural diagram of the simulation debugging device.
Detailed Description
As shown in fig. 1, the emulation debug apparatus 1 includes, in the following embodiments: an integrated development environment module 5 and a simulator 8 installed on a user computer. A simulation chip 2 is arranged in the simulator 8. The integrated development environment module 5 is internally provided with a CID checking module 6. A management module 3 and a CID register 4 are arranged in the simulation chip 2. The CID register 4 is connected with the integrated development environment module 5 through a simulation debugging channel 7, and the management module 3 is connected with the CID register 4 through a register read-write channel 9.
After the emulator 8 is powered on each time, the management module 3 of the emulation chip 2 will generate a group of CIDs conforming to the specified format, and write the CID into the CID register 4 through the register read-write channel 9. The integrated development environment module 5 reads the CID from the CID register 4 through the emulation debug channel 7. The CID checking module 6 in the integrated development environment module 5 first checks the read CID to determine whether it is a CID conforming to the specified format, if so, the CID checking module 6 notifies the integrated development environment module 5 that both the simulator 8 and the simulation chip 2 connected to the integrated development environment module 5 have entered a normal operating state, and the simulation debug channel 7 has established a stable connection, so that normal and stable user program downloading and debugging can be started.
Thus, only if the emulator 8 has been normally operated, the emulation debug channel 7 is stably connected, and the user can start the download and debug work of the user program through the integrated development environment module 5. In the debugging process, when the user program code is debugged abnormally, the user does not need to doubt that the simulator 8 and the simulation debugging channel 7 have problems, the complexity of the problems is reduced, and the user only needs to pay attention to the problems of the user program code.
The simulation chip 2 can still be realized by adopting an FPGA (Field Programmable Gate Array ) chip and a netlist; the CID register 4 may be implemented using register resources or logic resources within the FPGA; the management module 3 can be implemented by using logic resources in the FPGA; the integrated development environment module 5 may be implemented by using a general integrated development environment, such as KEIL, ADS, MDK, or application specific integrated development environment software for custom development. The emulation debug channel 7 may be implemented using a debug channel of a standard debug protocol, such as JTAG or the like, or a debug channel of a custom protocol. CID check module 6 may be implemented using an extended debug interface and self-developed software modules provided by the universal integrated development environment software, such as the AGDI interface of KIEL and a self-developed DLL dynamic link library. The specified format to which the CID needs to conform may be a set of specified data, or a set of data plus a check value (obtained using a general check algorithm) matching the specified data, for example, 16-bit data plus a check value based on a CRC16 algorithm forms a set of CIDs, etc.
The present invention has been described in detail by way of the embodiments, but these should not be construed as limiting the invention. Many variations and modifications may be made by one skilled in the art without departing from the principles of the invention, which is also considered to be within the scope of the invention.
Claims (6)
1. An emulation debug apparatus, comprising:
an integrated development environment module and emulator installed on a user computer; the integrated development environment module is internally provided with a CID inspection module, the simulator is internally provided with a simulation chip, and the simulation chip is internally provided with a management module and a CID register;
the CID register is connected with the integrated development environment module through a simulation debugging channel, and the management module is connected with the CID register through a register read-write channel;
after the simulator is electrified, the management module of the simulation chip can generate a group of CIDs conforming to a specified format and write the CIDs into a CID register through a register read-write channel; the integrated development environment module reads CID from the CID register through a simulation debugging channel; the CID checking module in the integrated development environment module checks the read CID to judge whether the CID accords with the CID of the appointed format, if so, the CID checking module informs the integrated development environment module that the simulation debugging channel has established stable connection, and the simulator and the simulation chip are in normal working states, at the moment, a user can start downloading and debugging work of the user program through the integrated development environment module;
the CID of the specified format is a group of specified data or a group of data plus a check value matched with the specified data.
2. The emulation debug apparatus according to claim 1, comprising: and replacing an integrated development environment module installed on the user computer by using the user computer, wherein the CID inspection module is arranged in the user computer.
3. The apparatus of claim 2, wherein: the user computer is provided with an integrated development environment module, the CID checking module is arranged in the integrated development environment module, and the CID register is connected with the integrated development environment module through a simulation debugging channel.
4. The apparatus of claim 2, wherein: the management module is formed by adopting an FPGA chip.
5. The apparatus of claim 2, wherein: the integrated development environment module adopts a universal integrated development environment module.
6. A simulation debugging method is characterized in that: after the simulator is electrified each time, the management module of the simulation chip generates a group of CIDs conforming to the appointed format and writes the CIDs into the CID register of the simulation chip through the register read-write channel; an integrated development environment module installed on a user computer reads CID from the CID register through a simulation debugging channel; the CID checking module in the integrated development environment module firstly checks the read CID to judge whether the CID is the CID conforming to the appointed format, if the CID is conforming to the appointed format, the CID checking module informs the integrated development environment module that the simulator and the simulation chip connected with the integrated development environment module are in a normal working state, and the stable connection is established in the simulation debugging channel, so that a user can start the downloading and debugging work of the user program through the integrated development environment module;
the CID of the specified format is a group of specified data or a group of data plus a check value matched with the specified data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910461616.1A CN110162438B (en) | 2019-05-30 | 2019-05-30 | Simulation debugging device and simulation debugging method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910461616.1A CN110162438B (en) | 2019-05-30 | 2019-05-30 | Simulation debugging device and simulation debugging method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110162438A CN110162438A (en) | 2019-08-23 |
| CN110162438B true CN110162438B (en) | 2024-03-26 |
Family
ID=67630080
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910461616.1A Active CN110162438B (en) | 2019-05-30 | 2019-05-30 | Simulation debugging device and simulation debugging method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110162438B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101197191A (en) * | 2001-09-13 | 2008-06-11 | 株式会社瑞萨科技 | Memory card and its initial setting method |
| CN101315796A (en) * | 2007-05-30 | 2008-12-03 | 日立环球储存科技荷兰有限公司 | Content data management system and method |
| CN103207832A (en) * | 2012-01-13 | 2013-07-17 | 上海华虹集成电路有限责任公司 | Emulator capable of automatically judging steady state of emulation chip |
| CN103746882A (en) * | 2014-01-14 | 2014-04-23 | 国家电网公司 | Test method for intelligent substation station-control layer |
| CN105895158A (en) * | 2016-04-23 | 2016-08-24 | 华为技术有限公司 | Chip and DIE ID readout circuit in chip |
| CN106528414A (en) * | 2016-11-03 | 2017-03-22 | 上海华虹集成电路有限责任公司 | Processor chip simulator |
| CN207302033U (en) * | 2017-09-26 | 2018-05-01 | 上海市信息网络有限公司 | Processor chips emulator with random UID |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070180509A1 (en) * | 2005-12-07 | 2007-08-02 | Swartz Alon R | Practical platform for high risk applications |
-
2019
- 2019-05-30 CN CN201910461616.1A patent/CN110162438B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101197191A (en) * | 2001-09-13 | 2008-06-11 | 株式会社瑞萨科技 | Memory card and its initial setting method |
| CN101315796A (en) * | 2007-05-30 | 2008-12-03 | 日立环球储存科技荷兰有限公司 | Content data management system and method |
| CN103207832A (en) * | 2012-01-13 | 2013-07-17 | 上海华虹集成电路有限责任公司 | Emulator capable of automatically judging steady state of emulation chip |
| CN103746882A (en) * | 2014-01-14 | 2014-04-23 | 国家电网公司 | Test method for intelligent substation station-control layer |
| CN105895158A (en) * | 2016-04-23 | 2016-08-24 | 华为技术有限公司 | Chip and DIE ID readout circuit in chip |
| CN106528414A (en) * | 2016-11-03 | 2017-03-22 | 上海华虹集成电路有限责任公司 | Processor chip simulator |
| CN207302033U (en) * | 2017-09-26 | 2018-05-01 | 上海市信息网络有限公司 | Processor chips emulator with random UID |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110162438A (en) | 2019-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8402438B1 (en) | Method and system for generating verification information and tests for software | |
| US7225357B2 (en) | SDIO card development system | |
| US20090248390A1 (en) | Trace debugging in a hardware emulation environment | |
| CN114333962A (en) | Test method, device, system, electronic device and storage medium for flash memory chip | |
| US8095331B2 (en) | Transaction based verification of a system on chip on system level by translating transactions into machine code | |
| CN113220514A (en) | Solid state disk testing method and device, readable storage medium and electronic equipment | |
| CN110688313A (en) | Fault injection method for software test under VxWorks operating system | |
| CN116382968B (en) | Fault detection method and device for external equipment | |
| US7243059B2 (en) | Simulation of hardware based on smart buffer objects | |
| CN110704315B (en) | Fault injection device for embedded software test | |
| US7096440B2 (en) | Methods and systems for automatic verification of specification document to hardware design | |
| CN114912397A (en) | Programmable logic device, prototype verification system, method, apparatus and storage medium | |
| CN110162438B (en) | Simulation debugging device and simulation debugging method | |
| CN117112447B (en) | Data transmission method and device, electronic equipment and readable storage medium | |
| CN106610862B (en) | Emulator supporting EEPROM power-down test | |
| CN118409964A (en) | Solid state disk firmware debugging method, system, device, computer equipment and storage medium | |
| CN209980234U (en) | Simulation debugging device | |
| CN116662050A (en) | A method, device, terminal and medium for error injection support function verification | |
| CN104678292A (en) | Test method and device for CPLD (Complex Programmable Logic Device) | |
| Hwang et al. | Black-box testing tool of railwaysignalling system software with a focus on user convenience | |
| Li et al. | Research of “stub” remote debugging technique | |
| CN116594872B (en) | Automatic regression testing device and method for SOC prototype verification | |
| US20240231347A1 (en) | Fault injection test method and apparatus, and fault injection method | |
| CN115454704A (en) | A server fault diagnosis test method, device, terminal and storage medium | |
| CN114371967A (en) | A verification test method of high-speed serial port SRIO based on HAPS platform |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |