[go: up one dir, main page]

CN109768090A - A silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection - Google Patents

A silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection Download PDF

Info

Publication number
CN109768090A
CN109768090A CN201910126536.0A CN201910126536A CN109768090A CN 109768090 A CN109768090 A CN 109768090A CN 201910126536 A CN201910126536 A CN 201910126536A CN 109768090 A CN109768090 A CN 109768090A
Authority
CN
China
Prior art keywords
silicon carbide
type
mos device
power mos
protection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201910126536.0A
Other languages
Chinese (zh)
Inventor
胡盛东
安俊杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chongqing University
Original Assignee
Chongqing University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chongqing University filed Critical Chongqing University
Priority to CN201910126536.0A priority Critical patent/CN109768090A/en
Publication of CN109768090A publication Critical patent/CN109768090A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/101Integrated devices comprising main components and built-in components, e.g. IGBT having built-in freewheel diode
    • H10D84/141VDMOS having built-in components
    • H10D84/146VDMOS having built-in components the built-in components being Schottky barrier diodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/64Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66Vertical DMOS [VDMOS] FETs
    • H10D30/668Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/106Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
    • H10D62/107Buried supplementary regions, e.g. buried guard rings 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149Source or drain regions of field-effect devices
    • H10D62/151Source or drain regions of field-effect devices of IGFETs 
    • H10D62/156Drain regions of DMOS transistors
    • H10D62/157Impurity concentrations or distributions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82Heterojunctions
    • H10D62/822Heterojunctions comprising only Group IV materials heterojunctions, e.g. Si/Ge heterojunctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H10D62/8325Silicon carbide

Landscapes

  • Electrodes Of Semiconductors (AREA)

Abstract

本发明公开了一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件,一方面在常规的槽型场氧器件基础上采用异质结肖特基二极管结构,即多晶硅与碳化硅直接接触,在降低器件制造成本的同时,降低JFET区域的电阻从而减小器件的导通损耗,消除由于肖特基金属退火温度差引起的肖特基势垒不可控的可靠性问题,从而达到降低具有二极管结构的碳化硅槽型场氧器件的工艺制造难度。另一方面,在槽型结构底部采用P型保护层来有效降低栅极氧化层的电场强度,增加器件的可靠性,缓解MOS器件击穿电压与导通电阻之间的问题。

The invention discloses a silicon carbide trough field oxygen power MOS device with self-protection of embedded heterojunction diodes. Direct contact with silicon carbide reduces the manufacturing cost of the device, reduces the resistance of the JFET region and thus reduces the conduction loss of the device, and eliminates the uncontrollable reliability problem of the Schottky barrier caused by the difference in the Schottky metal annealing temperature , so as to reduce the manufacturing difficulty of the silicon carbide trench field oxygen device with the diode structure. On the other hand, a P-type protective layer is used at the bottom of the trench structure to effectively reduce the electric field strength of the gate oxide layer, increase the reliability of the device, and alleviate the problem between the breakdown voltage and on-resistance of the MOS device.

Description

A kind of silicon carbide groove profile field oxygen power with embedded heterojunction diode self-shield MOS device
Technical field
The invention belongs to field of semiconductor, and in particular to a kind of with embedded heterojunction diode self-shield Silicon carbide groove profile field oxygen power MOS (Metal Oxide Semiconductor) device.
Background technique
Due to highdensity cellular, ultralow conducting resistance and outstanding switching characteristic, silicon carbide (SiC) groove MOSFET It is widely used in power-supply system, excellent electrical characteristic is verified in many electric system application.So And a critical issue of silicon carbide groove MOSFET is the gate oxide reliability for increasing channel bottom, but does not increase knot The resistance in the region type field effect transistor (JFET).The silicon carbide groove MOSFET of improvement has p-type protective layer structure and current-carrying Sub- diffusion layer (CSL), principle are respectively under trench oxide layer and channel using highly doped p+ layers and n-layer, and current power Weigh one of gate oxide reliability and the solution of resistance in the region JFET.
As shown in Figure 1,1 is N-type substrate layer, 2 drift about typical silicon carbide groove profile field oxygen power MOS device construction for N-type Area, 3 be N-type carrier diffusion region, and 4 be P-type channel layer, and 5 be N-type source region, and 6 be grid oxide layer, and 7 be grid polycrystalline silicon, and 8 protect for P+ Sheath, 10 be source metal, and 11 be drain metal.The more traditional groove profile device of the structure can greatly reduce the electric field of grid oxic horizon Intensity, and grid capacitance is reduced, increase devices switch speed.In general, when silicon carbide groove profile field oxygen power MOS (Metal Oxide Semiconductor) device is in electricity When working in the system of source, silicon carbide schottky barrier diode (SiC SBD) answer it is connected in parallel, to prevent by silicon carbide groove profile field There is P-type channel area, drift region and substrate form a parasitic body diode movement and cause body inside oxygen power MOS device construction Diode deterioration, causes entire device reliability to reduce.A SiC schottky diode in parallel cause additional chip at This, electric system loss and undesirable stray inductance.These factors are the design band of silicon carbide groove profile field oxygen power MOS (Metal Oxide Semiconductor) device Challenge newly is carried out.
On this basis, a kind of silicon carbide groove profile field oxide structure with built-in Schottky diode is suggested, and sees Fig. 2, and 1 It is N-type drift region for N-type substrate layer, 2,3 be N-type carrier diffusion region, and 4 be P-type channel layer, and 5 be N-type source region, and 6 be grid oxygen Layer, 7 be grid polycrystalline silicon, and 9 be P protective layer, and 10 be source metal, and 11 be drain metal, and 12 be schottky metal knot.Compare figure 1, the maximum improvement of the silicon carbide groove profile field oxide structure with built-in Schottky diode is to use integrated groove profile Schottky Diode structure, therefore transistor size can be maximally reduced, it also lays the foundation for the miniaturization of system, related content It can be seen that bibliography: Kobayashi, Yusuke, et al. " Body PiN diode inactivation with low on- resistance achieved by a 1.2kV-class 4H-SiC SWITCH-MOS."2017 IEEE International of Electron Devices Meeting(IEDM).IEEE,2017。
Therefore in order to further decrease the technique manufacture difficulty of the silicon carbide groove profile field oxide device with diode structure, delay The problem of solving between device electric breakdown strength and conducting resistance has the silicon carbide groove profile field oxygen device of similar Schottky diode structure The further research of part becomes worldwide research hotspot.
Summary of the invention
In view of this, the purpose of the present invention is to provide a kind of silicon carbide tanks with embedded heterojunction diode self-shield Type field oxygen power MOS (Metal Oxide Semiconductor) device.
For achieving the above object, the invention provides the following technical scheme:
1, a kind of silicon carbide groove profile field oxygen power MOS (Metal Oxide Semiconductor) device with embedded heterojunction diode self-shield, the MOS device Part successively includes drain metal 11, N-type substrate layer 1, N-type drift region 2, N-type carrier diffusion region 3, P-type channel layer from the bottom up 4, source metal 10, the MOS device are additionally provided with P protective layer 9, N-type source region 5, source polysilicon 8 and groove profile gate electrode, The groove profile gate electrode uses splitting grid structure, and the P protective layer 9 is set to below groove profile gate electrode and side, the slot Type gate electrode and the source polysilicon 8 share the P protective layer 9, the 9 semi-surrounding groove profile gate electrode of P protective layer and leakage Pole polysilicon 8.
Preferably, the groove profile gate electrode includes grid oxide layer 6 and grid polycrystalline silicon 7, and the grid oxide layer 6 surrounds gate polycrystalline Silicon 7.
Preferably, the grid polycrystalline silicon 7 is N-type or p-type polysilicon.
Preferably, the 8 semi-surrounding grid oxide layer 6 of source polysilicon or it is placed in the lower section of grid oxide layer 6.
Preferably, the part source electrode includes source polysilicon 8.
Preferably, the source polysilicon 8 is p-type polysilicon.
Preferably, the source polysilicon 8 is set to the lower part of the source metal 10.
Preferably, the groove profile gate electrode and the lower part of the source metal 10, the side of N-type source region 5, P-type channel layer 4 Side contact.
Preferably, the side of the N-type source region 5 is contacted with the side of the groove profile gate electrode, the bottom of the N-type source region 5 Portion is contacted with another side with the P-type channel layer 4, and the top of the N-type source region 5 and the lower part of the source metal 10 connect Touching.
Preferably, the material of the P protective layer 9 is semiconductor material with wide forbidden band.
Preferably, the semiconductor material with wide forbidden band is GaN.
The beneficial effects of the present invention are:
1, a kind of silicon carbide groove profile field oxygen power MOS devices with embedded heterojunction diode self-shield disclosed by the invention Groove profile gate electrode uses splitting grid structure in part, i.e. gate electrode is filled only with part trench structure, and another part formation one is different Matter junction Schottky diode structure, i.e. source polysilicon are directly contacted with silicon carbide.This structure is on the one hand in the device system of reduction It causes this while that can eliminate the uncontrollable reliability of Schottky barrier due to caused by schottky metal annealing temperature difference to ask Topic;On the other hand, existing silicon carbide and silicon carbide are compared with the Built-in potential region that silicon carbide contact is formed due to polysilicon It is small to contact the Built-in potential region formed, therefore silicon carbide groove profile field oxygen power MOS (Metal Oxide Semiconductor) device JFET resistance can be effectively reduced;
2, a kind of silicon carbide groove profile field oxygen power MOS devices with embedded heterojunction diode self-shield disclosed by the invention Part uses p-type protective layer below groove profile grid, channel bottom can be effectively reduced on the basis of conventional groove profile field oxide device Grid oxic horizon and heterojunction schottky diode structure electric field strength, to effectively increase device reliability.
Detailed description of the invention
In order to keep the purpose of the present invention, technical scheme and beneficial effects clearer, the present invention provides following attached drawing:
Fig. 1 is conventional silicon carbide groove profile field oxide device structural schematic diagram;
Fig. 2 is the silicon carbide groove profile field oxide device structural schematic diagram with Schottky diode;
Fig. 3 is a kind of silicon carbide groove profile field oxygen power MOS devices with embedded heterojunction diode self-shield of the invention Part structural schematic diagram;
Fig. 4 is the silicon carbide groove profile field oxygen power MOS that another kind of the invention has embedded heterojunction diode self-shield Device architecture schematic diagram;
Wherein, 1 is N-type substrate layer, and 2 be N-type drift region, and 3 be N-type carrier diffusion region, and 4 be P-type channel layer, and 5 be N-type Source region, 6 be grid oxide layer, and 7 be grid polycrystalline silicon, and 8 be source polysilicon, and 9 be P protective layer, and 10 be source metal, and 11 be drain electrode gold Belong to.
Specific embodiment
Below by a preferred embodiment of the present invention will be described in detail.The experiment of actual conditions is not specified in embodiment Method, usually according to conventional conditions or according to the manufacturer's recommendations.
A kind of silicon carbide groove profile field oxygen power MOS (Metal Oxide Semiconductor) device with embedded heterojunction diode self-shield, 1 is N-type substrate Layer, 2 be N-type drift region, and 3 be N-type carrier diffusion region, and 4 be P-type channel layer, and 5 be N-type source region, and 6 be grid oxide layer, and 7 be grid Polysilicon, 8 be source polysilicon, and 9 be P protective layer, and 10 be source metal, and 11 be drain metal, and structure is as shown in Figures 3 and 4, Wherein 8 semi-surrounding grid oxide layer of source polysilicon in Fig. 3, and source polysilicon 8 is placed in the lower section of grid oxide layer in Fig. 4.
A kind of silicon carbide groove profile field oxygen power MOS (Metal Oxide Semiconductor) device with embedded heterojunction diode self-shield, the MOS device Including from the bottom up successively including drain metal 11, N-type substrate layer 1, N-type drift region 2, N-type carrier diffusion region 3, P-type channel Layer 4, source metal 10, are arranged P protective layer 9, N-type source region 5, groove profile gate electrode, the 9 semi-surrounding source polysilicon 8 of P protective layer And grid.
Above-mentioned groove profile gate electrode includes grid oxide layer 6 and grid polycrystalline silicon 7 in the present invention, wherein the grid polycrystalline silicon 7 is N Type or p-type polysilicon.
Above-mentioned polysilicon 8 is p-type polysilicon in the present invention.
Also have following positional relationship in MOS device structure of the invention: the groove profile source electrode is set to the source electrode The lower part of metal 10;The groove profile gate electrode and the lower part of the source metal 10, the side of N-type source region 5, P-type channel layer 4 Side contact;The side of the N-type source region 5 is contacted with the side of the groove profile gate electrode, the bottom and the other side of N-type source region 5 Face is contacted with the P-type channel layer 4, the lower contacts on the top of the N-type source region 5 and the source metal 10.
In addition the material of the P protective layer 9 is semiconductor material with wide forbidden band, and the semiconductor material with wide forbidden band is GaN.
A kind of silicon carbide groove profile field oxygen power MOS devices with embedded heterojunction diode self-shield disclosed by the invention Part is arranged p-type protective layer using groove profile gate electrode, entire grid can be effectively reduced on the basis of conventional groove profile field oxide device The electric field strength of oxide layer increases the reliability of device;In addition one kind disclosed by the invention has embedded heterojunction diode certainly Trench structure uses splitting grid structure in the silicon carbide groove profile field oxygen power MOS (Metal Oxide Semiconductor) device of protection, i.e. gate electrode only takes up part Trench structure;With heterojunction schottky diode structure, i.e. polysilicon is directly contacted with silicon carbide.Reducing device JFET resistance Meanwhile eliminating the uncontrollable integrity problem of Schottky barrier due to caused by schottky metal annealing temperature difference.
Finally, it is stated that preferred embodiment above is only used to illustrate the technical scheme of the present invention and not to limit it, although logical It crosses above preferred embodiment the present invention is described in detail, however, those skilled in the art should understand that, can be Various changes are made to it in form and in details, without departing from claims of the present invention limited range.

Claims (10)

1.一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件,所述MOS器件从下往上依次包括漏极金属(11)、N型衬底层(1)、N型漂移区(2)、N型载流子扩散区(3)、P型沟道层(4)、源极金属(10),其特征在于,所述MOS器件还设置有P保护层(9)、N型源区(5)、源极多晶硅(8)、所述槽型栅电极采用分裂栅极结构,所述P保护层(9)半包围槽型栅电极以及源极多晶硅(8)。1. A silicon carbide grooved field oxygen power MOS device with self-protection of an embedded heterojunction diode, the MOS device comprises a drain metal (11), an N-type substrate layer (1), a N-type substrate layer (1), a type drift region (2), N-type carrier diffusion region (3), P-type channel layer (4), source metal (10), characterized in that the MOS device is further provided with a P protection layer (9) ), N-type source region (5), source polysilicon (8), the trench gate electrode adopts a split gate structure, and the P protection layer (9) half surrounds the trench gate electrode and the source polysilicon (8) . 2.根据权利要求1所述的一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件,其特征在于,所述槽型栅电极包括栅氧层(6)与栅极多晶硅(7),所述栅氧层(6)包围栅极多晶硅(7)。2 . The silicon carbide trench field oxygen power MOS device with self-protection of an embedded heterojunction diode according to claim 1 , wherein the trench gate electrode comprises a gate oxide layer (6) and a gate electrode. 3 . Extremely polysilicon (7), the gate oxide layer (6) surrounds the gate polysilicon (7). 3.根据权利要求2所述的一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件其特征在于,所述栅极多晶硅(7)为N型或者P型多晶硅。3 . The silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection according to claim 2 , wherein the gate polysilicon ( 7 ) is N-type or P-type polysilicon. 4 . 4.根据权利要求1所述的一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件,其特征在于,所述源极多晶硅(8)半包围栅氧层(6)或置于栅氧层(6)下方。4. The silicon carbide groove field oxygen power MOS device with self-protection of an embedded heterojunction diode according to claim 1, wherein the source polysilicon (8) half surrounds the gate oxide layer (6). ) or placed under the gate oxide layer (6). 5.根据权利要求4所述的一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件,其特征在于,所述源极多晶硅(8)为P型多晶硅。5 . The silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection according to claim 4 , wherein the source polysilicon ( 8 ) is P-type polysilicon. 6 . 6.根据权利要求1所述的一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件,其特征在于,所述源极多晶硅(8)设置于所述源极金属(10)的下部。6 . The silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection according to claim 1 , wherein the source polysilicon (8) is arranged on the source metal. 7 . The lower part of (10). 7.根据权利要求1所述的一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件,其特征在于,所述槽型栅电极与所述源极金属(10)的下部、N型源区(5)的侧面、P型沟道层(4)的侧面接触。7. The silicon carbide trench field oxygen power MOS device with self-protection of an embedded heterojunction diode according to claim 1, wherein the trench gate electrode and the source metal (10) The lower part of the N-type source region (5) is in contact with the side surface of the P-type channel layer (4). 8.根据权利要求1所述的一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件,其特征在于,所述N型源区(5)的侧面与所述槽型栅电极的侧面接触,所述N型源区(5)的底部与另一侧面与所述P型沟道层(4)接触,所述N型源区(5)的上部与所述源极金属(10)的下部接触。8 . The silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection according to claim 1 , wherein the side surface of the N-type source region ( 5 ) is connected to the trench. 9 . The side surface of the N-type gate electrode is in contact, the bottom and the other side of the N-type source region (5) are in contact with the P-type channel layer (4), and the upper part of the N-type source region (5) is in contact with the source The lower part of the pole metal (10) contacts. 9.根据权利要求1所述的一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件,其特征在于,所述P保护层(9)的材料为宽禁带半导体材料。9 . The silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection according to claim 1 , wherein the material of the P protection layer (9) is a wide-bandgap semiconductor. 10 . Material. 10.根据权利要求9所述的一种具有内嵌异质结二极管自保护的碳化硅槽型场氧功率MOS器件,其特征在于,所述宽禁带半导体材料为GaN。10 . The silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection according to claim 9 , wherein the wide bandgap semiconductor material is GaN. 11 .
CN201910126536.0A 2019-02-20 2019-02-20 A silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection Pending CN109768090A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910126536.0A CN109768090A (en) 2019-02-20 2019-02-20 A silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910126536.0A CN109768090A (en) 2019-02-20 2019-02-20 A silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection

Publications (1)

Publication Number Publication Date
CN109768090A true CN109768090A (en) 2019-05-17

Family

ID=66456905

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910126536.0A Pending CN109768090A (en) 2019-02-20 2019-02-20 A silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection

Country Status (1)

Country Link
CN (1) CN109768090A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111029398A (en) * 2019-11-24 2020-04-17 中电国基南方集团有限公司 Groove type MOSFET power device and preparation method thereof
CN111403486A (en) * 2020-03-30 2020-07-10 中国科学院微电子研究所 A trench MOSFET structure and method of making the same
CN117038737A (en) * 2023-09-21 2023-11-10 重庆大学 A silicon carbide MOSFET device with integrated JFET structure
CN117080269A (en) * 2023-10-13 2023-11-17 深圳基本半导体有限公司 Silicon carbide MOSFET device and preparation method thereof
CN117393585A (en) * 2023-12-07 2024-01-12 深圳市冠禹半导体有限公司 A high drive capability MOSFET device and its drive circuit
CN118099221A (en) * 2024-04-19 2024-05-28 深圳天狼芯半导体有限公司 Silicon carbide power device and manufacturing method thereof

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011130044A1 (en) * 2010-04-16 2011-10-20 Cree, Inc. Wide band-gap mosfets having a heterojunction under gate trenches thereof and related methods of forming such devices
CN103681866A (en) * 2012-09-04 2014-03-26 英飞凌科技奥地利有限公司 Field-effect semiconductor device and manufacturing method therefor
WO2016014224A1 (en) * 2014-07-25 2016-01-28 United Silicon Carbide, Inc. Self-aligned shielded-gate trench mos-controlled silicon carbide switch with reduced miller capacitance and method of manufacturing the same
CN107275406A (en) * 2017-06-09 2017-10-20 电子科技大学 A kind of carborundum TrenchMOS devices and preparation method thereof
CN108807505A (en) * 2018-08-28 2018-11-13 电子科技大学 A kind of silicon carbide MOSFET device and its manufacturing method
CN109192779A (en) * 2018-08-28 2019-01-11 电子科技大学 A kind of silicon carbide MOSFET device and its manufacturing method
CN109346524A (en) * 2018-09-30 2019-02-15 重庆大学 A superjunction VDMOS device with a stepped-concentration polysilicon sidewall structure

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011130044A1 (en) * 2010-04-16 2011-10-20 Cree, Inc. Wide band-gap mosfets having a heterojunction under gate trenches thereof and related methods of forming such devices
CN103681866A (en) * 2012-09-04 2014-03-26 英飞凌科技奥地利有限公司 Field-effect semiconductor device and manufacturing method therefor
WO2016014224A1 (en) * 2014-07-25 2016-01-28 United Silicon Carbide, Inc. Self-aligned shielded-gate trench mos-controlled silicon carbide switch with reduced miller capacitance and method of manufacturing the same
CN107275406A (en) * 2017-06-09 2017-10-20 电子科技大学 A kind of carborundum TrenchMOS devices and preparation method thereof
CN108807505A (en) * 2018-08-28 2018-11-13 电子科技大学 A kind of silicon carbide MOSFET device and its manufacturing method
CN109192779A (en) * 2018-08-28 2019-01-11 电子科技大学 A kind of silicon carbide MOSFET device and its manufacturing method
CN109346524A (en) * 2018-09-30 2019-02-15 重庆大学 A superjunction VDMOS device with a stepped-concentration polysilicon sidewall structure

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111029398A (en) * 2019-11-24 2020-04-17 中电国基南方集团有限公司 Groove type MOSFET power device and preparation method thereof
CN111403486A (en) * 2020-03-30 2020-07-10 中国科学院微电子研究所 A trench MOSFET structure and method of making the same
CN111403486B (en) * 2020-03-30 2022-12-23 中国科学院微电子研究所 A trench type MOSFET structure and manufacturing method thereof
CN117038737A (en) * 2023-09-21 2023-11-10 重庆大学 A silicon carbide MOSFET device with integrated JFET structure
CN117080269A (en) * 2023-10-13 2023-11-17 深圳基本半导体有限公司 Silicon carbide MOSFET device and preparation method thereof
CN117393585A (en) * 2023-12-07 2024-01-12 深圳市冠禹半导体有限公司 A high drive capability MOSFET device and its drive circuit
CN117393585B (en) * 2023-12-07 2024-04-05 深圳市冠禹半导体有限公司 A MOSFET device with high driving capability and its driving circuit
CN118099221A (en) * 2024-04-19 2024-05-28 深圳天狼芯半导体有限公司 Silicon carbide power device and manufacturing method thereof

Similar Documents

Publication Publication Date Title
US10937870B2 (en) Electric field shielding in silicon carbide metal-oxide-semiconductor (MOS) device cells using body region extensions
US12256569B2 (en) Silicon carbide MOSFET device and cell structure thereof
US12284817B2 (en) Trench-gated heterostructure and double-heterostructure active devices
CN112786679B (en) Cell structure of SiC MOSFET device and SiC MOSFET device
JP3979788B2 (en) Silicon carbide devices
CN109768090A (en) A silicon carbide trench field oxygen power MOS device with built-in heterojunction diode self-protection
US9419092B2 (en) Termination for SiC trench devices
US10886396B2 (en) Transistor structures having a deep recessed P+ junction and methods for making same
US9082815B2 (en) Semiconductor device having carrier extraction in electric field alleviating layer
CN106784008A (en) A kind of SiC MOSFET elements of integrated schottky diode
US20140361312A1 (en) Semiconductor device
US20160181391A1 (en) Diode structures with controlled injection efficiency for fast switching
CN112786680B (en) Cell structure of silicon carbide MOSFET device and power semiconductor device
US12205991B2 (en) Cell structure of silicon carbide MOSFET device, and power semiconductor device
CN114551586A (en) Silicon carbide split gate MOSFET cell integrated with grid-controlled diode and preparation method
CN113053992B (en) Cell structure of silicon carbide MOSFET device and power semiconductor device
WO2024198439A1 (en) Field effect transistor, insulated gate bipolar transistor and trench mos-type diode
CN109545840A (en) A kind of silicon carbide groove profile field oxygen power MOS (Metal Oxide Semiconductor) device with protective layer and heterojunction diode
CN120417442B (en) Semiconductor structure and semiconductor device
CN115939177B (en) A silicon carbide power device and switching element
CN204011432U (en) Power semiconductor
KR20140073325A (en) Power semiconductor device and method for manufacturing the same
KR20220096009A (en) Sic transistor with triple trench structure manufacturing method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20190517