CN109765470B - Characteristic test method of power semiconductor device with precise and controllable temperature and current - Google Patents
Characteristic test method of power semiconductor device with precise and controllable temperature and current Download PDFInfo
- Publication number
- CN109765470B CN109765470B CN201811628397.3A CN201811628397A CN109765470B CN 109765470 B CN109765470 B CN 109765470B CN 201811628397 A CN201811628397 A CN 201811628397A CN 109765470 B CN109765470 B CN 109765470B
- Authority
- CN
- China
- Prior art keywords
- power semiconductor
- semiconductor device
- current
- testing
- test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
本发明提供了一种温度电流精确可控的功率半导体器件特性测试方法,包括:设定电流和温度下功率半导体器件的开关特性测试方法、恢复特性测试方法和导通特性测试方法。测试方法包括:对被测开关管施加一组包括三个脉冲的测试脉冲序列,在第一个脉冲的下降沿测试开关管的关断特性;第二个脉冲补偿负载电流的损耗;在第一个脉冲结束与三个脉冲开始之间测试开关管或二极管的导通特性;在第三个脉冲的上升沿测试开关管的开通特性和二极管的恢复特性;从而达到温度电流精确可控的功率半导体器件特性测试效果。
The present invention provides a power semiconductor device characteristic testing method with precise and controllable temperature and current, including a switching characteristic testing method, a recovery characteristic testing method and a conduction characteristic testing method of the power semiconductor device under a set current and temperature. The test method includes: applying a set of test pulse sequences including three pulses to the switch tube under test, and testing the turn-off characteristics of the switch tube at the falling edge of the first pulse; the second pulse compensates the loss of load current; Test the conduction characteristics of the switch tube or diode between the end of one pulse and the start of three pulses; test the turn-on characteristics of the switch tube and the recovery characteristics of the diode at the rising edge of the third pulse; so as to achieve a power semiconductor with precisely controllable temperature and current Device characteristic test effect.
Description
技术领域technical field
本发明涉及半导体技术领域,具体地,涉及温度电流精确可控的功率半导体器件特性测试方法。The invention relates to the technical field of semiconductors, in particular, to a characteristic testing method of a power semiconductor device with an accurately controllable temperature and current.
背景技术Background technique
随着电力电子器件额定容量的升高,以及工作环境的复杂化,应用中对功率半导体器件可靠性的要求也越来越高。功率半导体器件作为电力电子系统中较为昂贵的元件和主要热源,对其损耗及热特性进行准确的建模评估,是提高电力电子设备经济性和安全性的重要手段。With the increase in the rated capacity of power electronic devices and the complexity of the working environment, the requirements for the reliability of power semiconductor devices in applications are also increasing. Power semiconductor devices are relatively expensive components and main heat sources in power electronic systems. Accurate modeling and evaluation of their loss and thermal characteristics is an important means to improve the economy and safety of power electronic equipment.
功率半导体器件的损耗及热特性分析,需要建立其热阻抗及损耗模型,因此需要对功率半导体器件在各种电压、电流、温度条件下的开关和导通特性参数进行再现和测试。但是要获得精确的功率半导体器件特性参数,对测试条件及测试方法有较高的要求:需要测试时功率半导体器件电压、负载电流、器件温度可调;需要保证提取开关与导通特性时功率半导体器件的电流和温度与设定值一致;由于同一型号功率半导体器件的差异性,需要测量多个器件及重复测试。Analysis of the loss and thermal characteristics of power semiconductor devices requires the establishment of thermal impedance and loss models. Therefore, it is necessary to reproduce and test the switching and conduction characteristics of power semiconductor devices under various voltage, current, and temperature conditions. However, in order to obtain accurate power semiconductor device characteristic parameters, there are higher requirements for test conditions and test methods: the voltage, load current, and device temperature of the power semiconductor device need to be adjusted during testing; The current and temperature of the device are consistent with the set values; due to the differences of the same type of power semiconductor devices, it is necessary to measure multiple devices and repeat the test.
现有的技术通常采用双脉冲测试方法对功率半导体器件开关特性进行提取,采用I/V曲线量测仪对功率半导体器件导通特性进行提取。然而这些方法均存在负载电流、器件温度不方便调节;寄生参数较大,测试条件和实际应用相差较远;开关特性与导通特性测试时电流、温度不准确;测试效率低,一次只能测一个器件的开关特性或导通特性;无法测试被测功率半导体器件中反并联二极管的恢复特性等问题。In the prior art, the double-pulse test method is usually used to extract the switching characteristics of the power semiconductor device, and the I/V curve measuring instrument is used to extract the conduction characteristics of the power semiconductor device. However, these methods are inconvenient to adjust the load current and device temperature; the parasitic parameters are large, and the test conditions are far from the actual application; the current and temperature are inaccurate when testing the switching characteristics and conduction characteristics; Switching characteristics or conduction characteristics of a device; inability to test the recovery characteristics of anti-parallel diodes in the power semiconductor device under test.
发明内容SUMMARY OF THE INVENTION
针对现有技术中的缺陷,本发明的目的是提供一种温度电流精确可控的功率半导体器件特性测试方法。In view of the defects in the prior art, the purpose of the present invention is to provide a characteristic testing method of a power semiconductor device whose temperature and current are precisely controllable.
本发明提供一种温度电流精确可控的功率半导体器件特性测试方法,用于测试包括开关管和二极管在内的功率半导体器件,并测试在设定条件下的功率半导体器件的开关特性、恢复特性和导通特性;所述方法包括:The invention provides a characteristic testing method of a power semiconductor device whose temperature and current are precisely controllable, which is used to test the power semiconductor device including a switch tube and a diode, and to test the switching characteristic and recovery characteristic of the power semiconductor device under set conditions. and turn-on characteristics; the method includes:
每个测试阶段对被测模块中的被测开关管施加一组包括N个脉冲的测试脉冲序列,其中N为大于2的整数;Each test stage applies a set of test pulse sequences including N pulses to the tested switch tube in the tested module, where N is an integer greater than 2;
在第一个脉冲信号的下降沿测试所述被测开关管的关断特性;Test the turn-off characteristics of the switch tube under test at the falling edge of the first pulse signal;
在第一个脉冲信号结束与第N个脉冲信号开始之间,测试所述被测开关管和/或二极管的导通特性;第一个脉冲信号和第N个脉冲信号之间的脉冲信号用于补偿测试电流的损耗;Between the end of the first pulse signal and the start of the Nth pulse signal, test the conduction characteristics of the switch tube and/or diode under test; the pulse signal between the first pulse signal and the Nth pulse signal is used for To compensate for the loss of test current;
在第N个脉冲的上升沿测试所述被测开关管的导通特性和/或所述二极管的恢复特性。On the rising edge of the Nth pulse, the conduction characteristic of the switch tube under test and/or the recovery characteristic of the diode are tested.
可选地,包括:所述被测模块中包含有至少一个被测单元,所述被测单元用于模拟功率半导体器件的工作状态;所述被测单元中包含有由开关管和二极管在内的功率半导体器件所构成的任意拓扑形式的全桥结构以及相对应的负载模块;Optionally, it includes: the module under test includes at least one unit under test, the unit under test is used to simulate the working state of the power semiconductor device; the unit under test includes a switch tube and a diode The full-bridge structure of any topology formed by the power semiconductor devices and the corresponding load module;
其中,所述功率半导体器件包括以下任一或者任多特征:Wherein, the power semiconductor device includes any one or any of the following features:
包括基于模块、压接、分立式封装技术在内的功率半导体器件;Power semiconductor devices including module-based, press-fit, and discrete packaging technologies;
包括基于硅、碳化硅、氮化镓在内的半导体芯片;Including semiconductor chips based on silicon, silicon carbide, and gallium nitride;
所述负载模块包括以下任一特征:The load module includes any of the following features:
纯电感电路;pure inductive circuit;
电感、电容、电阻、变压器所组成的混合型电阻抗网络。A hybrid electrical impedance network composed of inductors, capacitors, resistors, and transformers.
可选地,所述设定条件包括:电压条件、电流条件、温度条件;其中:Optionally, the set conditions include: voltage conditions, current conditions, and temperature conditions; wherein:
所述温度条件包括:通过温控模块调节的所述被测模块的温度;The temperature conditions include: the temperature of the tested module regulated by the temperature control module;
所述电流条件包括:第一个脉冲在测试电流达到设定值时停止;第N个脉冲在测试电流达到设定值时开始。The current conditions include: the first pulse stops when the test current reaches the set value; the Nth pulse starts when the test current reaches the set value.
可选地,第一个脉冲信号和第N个脉冲信号之间的脉冲信号作为补偿脉冲信号,用于补偿第一个脉冲信号和第N个脉冲信号之间因为电路寄生参数造成的电流下降;当被测模块温度恢复并维持在设定值时,开始施加补偿脉冲信号,当负载电流在预设的范围内时,停止施加补偿脉冲。可选地,还包括:Optionally, the pulse signal between the first pulse signal and the Nth pulse signal is used as a compensation pulse signal to compensate for the current drop between the first pulse signal and the Nth pulse signal due to circuit parasitic parameters; When the temperature of the tested module recovers and remains at the set value, it starts to apply the compensation pulse signal, and when the load current is within the preset range, it stops applying the compensation pulse. Optionally, also include:
在负载电流续流状态下,测试续流回路中二极管的导通压降特性;In the freewheeling state of the load current, test the conduction voltage drop characteristics of the diode in the freewheeling circuit;
在负载电流从续流状态转化至充放电状态时,测试续流回路中的二极管的恢复特性;When the load current changes from the freewheeling state to the charging and discharging state, test the recovery characteristics of the diodes in the freewheeling circuit;
其中,所述充放电状态是指:负载电流流经由至少一个开关管、负载模块、直流电压源构成的闭合回路;Wherein, the charging and discharging state refers to: the load current flows through a closed loop formed by at least one switch tube, a load module, and a DC voltage source;
所述续流状态是指:负载电流流经由一个二极管和负载模块构成的闭合回路,或者由一个开关管、一个二极管和负载模块构成的闭合回路。The freewheeling state means that the load current flows through a closed loop formed by a diode and a load module, or a closed loop formed by a switch tube, a diode and a load module.
可选地,当被测单元包含全桥结构时,测试开关管的导通压降特性;Optionally, when the unit under test includes a full-bridge structure, test the conduction voltage drop characteristic of the switch;
所述测试开关管的导通压降特性,包括:The on-voltage drop characteristics of the test switch tube include:
对被测单元中的至少一个功率半导体器件施加持续的开通信号,以使所述被测单元处于负载电流续流状态,在该负载电流续流状态下,检测续流回路中功率半导体器件的导通压降特性。A continuous turn-on signal is applied to at least one power semiconductor device in the unit under test, so that the unit under test is in a load current freewheeling state, and in this load current freewheeling state, the conduction of the power semiconductor device in the freewheeling loop is detected. Through-voltage drop characteristics.
可选地,还包括:Optionally, also include:
根据检测到的功率半导体器件的电压电流值,计算所述功率半导体器件的损耗特性。According to the detected voltage and current values of the power semiconductor device, the loss characteristic of the power semiconductor device is calculated.
可选地,根据检测到的功率半导体器件的电压电流值,计算所述功率半导体器件的损耗特性,包括:Optionally, calculating the loss characteristics of the power semiconductor device according to the detected voltage and current values of the power semiconductor device, including:
在检测到的功率半导体器件在开关过程中,对功率半导体器件两端的电压与流过的电流的乘积对时间进行积分,得到所述功率半导体器件的开关损耗能量;During the detected switching process of the power semiconductor device, the product of the voltage across the power semiconductor device and the current flowing through the power semiconductor device is time-integrated to obtain the switching loss energy of the power semiconductor device;
在检测到的功率半导体器件在导通过程中,对功率半导体器件两端的电压与流过的电流的乘积,得到所述功率半导体器件的导通损耗;During the detected conduction process of the power semiconductor device, the product of the voltage across the power semiconductor device and the flowing current is used to obtain the conduction loss of the power semiconductor device;
在检测到的二极管在恢复过程中,对功率半导体器件两端的电压与流过的电流的乘积对时间进行积分,得到所述二极管的恢复损耗能量。During the detected recovery process of the diode, the product of the voltage across the power semiconductor device and the flowing current is integrated with time to obtain the recovery loss energy of the diode.
与现有技术相比,本发明具有如下的有益效果:Compared with the prior art, the present invention has the following beneficial effects:
1、本发明提供的温度电流精确可控的功率半导体器件特性测试方法,其中的测试电路结构与功率半导体器件常用的电路拓扑结构相近,从而能够更好地进行功率半导体器件的损耗测试,得到的数据更贴近被测器件在实际运行状况下的特性。1. In the method for testing the characteristics of power semiconductor devices with accurate and controllable temperature and current provided by the present invention, the test circuit structure is similar to the circuit topology commonly used in power semiconductor devices, so that the loss test of the power semiconductor devices can be better performed, and the obtained The data is closer to the characteristics of the device under test under actual operating conditions.
2、本发明提供的温度电流精确可控的功率半导体器件特性测试方法,可实现多个被测器件在设定电压、电流、温度条件下的开关损耗以及通态特性测试。2. The method for testing the characteristics of a power semiconductor device with an accurate and controllable temperature and current provided by the present invention can realize the switching loss and on-state characteristic testing of multiple tested devices under the conditions of set voltage, current and temperature.
3、本发明提供的温度电流精确可控的功率半导体器件特性测试方法,可有效减小所述负载中寄生电容对所述被测器件开关过程的影响,从而得到更准确的开关损耗测试结果。3. The method for testing the characteristics of a power semiconductor device with an accurately controllable temperature and current provided by the present invention can effectively reduce the influence of the parasitic capacitance in the load on the switching process of the device under test, thereby obtaining more accurate switching loss test results.
附图说明Description of drawings
通过阅读参照以下附图对非限制性实施例所作的详细描述,本发明的其它特征、目的和优点将会变得更明显:Other features, objects and advantages of the present invention will become more apparent by reading the detailed description of non-limiting embodiments with reference to the following drawings:
图1为本发明提供的温度电流精确可控的功率半导体器件特性测试方法的流程图;1 is a flowchart of a method for testing the characteristics of a power semiconductor device with an accurately controllable temperature and current provided by the present invention;
图2为本发明提供的被测单元的实施例一的结构示意图;2 is a schematic structural diagram of Embodiment 1 of a unit under test provided by the present invention;
图3为本发明提供的被测单元的实施例二的结构示意图;3 is a schematic structural diagram of Embodiment 2 of the unit under test provided by the present invention;
图4为本发明提供的功率半导体器件特性测试方法实施例在一个测试周期中一个开关管及其反并联二极管的电气状态、温度状态以及负载电流波形图;4 is an electrical state, a temperature state and a load current waveform diagram of a switch tube and its anti-parallel diode in one test cycle according to an embodiment of the power semiconductor device characteristic testing method provided by the present invention;
图5为本发明提供的功率半导体器件特性测试方法实施例在一个开关管测试阶段的流程图;FIG. 5 is a flowchart of an embodiment of a method for testing characteristics of a power semiconductor device provided by the present invention in a switching tube testing stage;
图6为本发明提供的功率半导体器件特性测试方法实施例在一个测试周期中被测模块中所有开关管的驱动信号以及负载电流的波形图;6 is a waveform diagram of drive signals and load currents of all switch tubes in a tested module in one test cycle according to an embodiment of a method for testing characteristics of a power semiconductor device provided by the present invention;
图7为本发明提供的功率半导体器件特性测试方法实施例在一个测试周期中测试所有功率半导体器件特性的流程图。FIG. 7 is a flowchart of testing the characteristics of all power semiconductor devices in one test cycle according to an embodiment of the method for testing the characteristics of a power semiconductor device provided by the present invention.
具体实施方式Detailed ways
下面结合具体实施例对本发明进行详细说明。以下实施例将有助于本领域的技术人员进一步理解本发明,但不以任何形式限制本发明。应当指出的是,对本领域的普通技术人员来说,在不脱离本发明构思的前提下,还可以做出若干变化和改进。这些都属于本发明的保护范围。The present invention will be described in detail below with reference to specific embodiments. The following examples will help those skilled in the art to further understand the present invention, but do not limit the present invention in any form. It should be noted that, for those skilled in the art, several changes and improvements can be made without departing from the inventive concept. These all belong to the protection scope of the present invention.
图1为本发明提供的温度电流精确可控的功率半导体器件特性测试方法的流程图。当被测单元为半桥结构时,以没有并联负载的开关管为被测开关管,在直流电压和所有功率半导体器件温度稳定在设定值的条件下向被测开关管依次发出N个测试脉冲,可以按流程图中顺序可以依次测得被测开关管的关断特性、与被测开关管串联的二极管的导通特性和恢复特性以及被测开关管的开通特性,即完成一个周期。当被测单元为全桥结构时,四个开关管均可以作为被测开关管,可依次作为被测开关管测试全桥结构中所有开关管的开关特性和导通特性以及所有二极管的导通特性和恢复特性,图4-7即以一种全桥结构的被测单元与N=3为例,具体描述本方法的实施过程。FIG. 1 is a flowchart of a method for testing the characteristics of a power semiconductor device with precisely controllable temperature and current provided by the present invention. When the unit under test is a half-bridge structure, the switch tube without parallel load is used as the switch tube under test, and N tests are sent to the switch tube under test in turn under the condition that the DC voltage and the temperature of all power semiconductor devices are stable at the set value. Pulse, the turn-off characteristics of the switch tube under test, the conduction characteristics and recovery characteristics of the diode connected in series with the switch tube under test, and the turn-on characteristics of the switch tube under test can be measured in sequence according to the sequence in the flow chart, that is, a cycle is completed. When the unit under test is a full-bridge structure, all four switches can be used as the switches under test, and can be used as the switches under test in turn to test the switching characteristics and conduction characteristics of all switches in the full-bridge structure and the conduction of all diodes. Characteristics and recovery characteristics, Figure 4-7 specifically describes the implementation process of this method by taking a unit under test with a full-bridge structure and N=3 as an example.
图2为本发明提供的被测单元的实施例一的结构示意图,图3为本发明提供的被测单元的实施例二的结构示意图。其中图2为半桥结构,可由本发明提供的测试方法测试图中DUT_L中开关管的开关特性和DUT_H中二极管的导通特性和恢复特性,图中Diode_H与负载构成续流回路,IGBT_L、负载和直流电压源构成充放电回路;图3为全桥回路,可由本发明提供的测试方法测试图中所有开关管的开关特性与导通特性以及所有二极管的导通特性和恢复特性,图中Diode_1H、负载与直流电压源构成续流回路,且共有四个类似的续流回路,IGBT_1H、负载、IGBT_2L与直流电压源构成充放电回路,且共有两个类似的充放电回路。FIG. 2 is a schematic structural diagram of the first embodiment of the unit under test provided by the present invention, and FIG. 3 is a schematic structural diagram of the second embodiment of the unit under test provided by the present invention. Figure 2 is a half-bridge structure, the switching characteristics of the switch tube in DUT_L and the conduction characteristics and recovery characteristics of the diode in DUT_H in the figure can be tested by the test method provided by the present invention. and the DC voltage source to form a charging and discharging circuit; Figure 3 is a full-bridge circuit, the switching characteristics and conduction characteristics of all switch tubes and the conduction characteristics and recovery characteristics of all diodes in the figure can be tested by the test method provided by the present invention, Diode_1H in the figure , The load and the DC voltage source form a freewheeling circuit, and there are four similar freewheeling circuits. IGBT_1H, load, IGBT_2L and the DC voltage source form a charging and discharging circuit, and there are two similar charging and discharging circuits.
图4为本发明提供的功率半导体器件特性测试方法实施例在一个测试周期中一个开关管及其反并联二极管的电气状态、温度状态以及负载电流波形图,图5为本发明提供的功率半导体器件特性测试方法实施例在一个开关管测试阶段的流程图。参见图4、图5,以一个开关管IGBT_1H为例,其中Diode_1H表示其反并联二极管,波形图和流程图展示了实现温度电流精确测试的原理。4 is an electrical state, temperature state and load current waveform diagram of a switch tube and its anti-parallel diode in one test cycle according to an embodiment of a method for testing the characteristics of a power semiconductor device provided by the present invention, and FIG. 5 is a power semiconductor device provided by the present invention. The flow chart of the embodiment of the characteristic testing method in a switching tube testing stage. Referring to Figure 4 and Figure 5, take a switch IGBT_1H as an example, where Diode_1H represents its anti-parallel diode, and the waveform diagram and flow chart show the principle of realizing accurate temperature and current testing.
如图5所示,一个测试周期分为四个阶段分别对应全桥电路的四个IGBT的测试阶段,第一个测试阶段IGBT_1H为被测器件,对其施加三个测试脉冲。其中第一个脉冲对应0-t1阶段,将负载电流充电至设定值后关断,可以测试IGBT_1H的关断特性,保证了此时电流的精确度,并在充电过程中利用温控模块的冷却功能使IGBT_1H的壳温维持在设定值附近,保证了测试关断特性时温度的精确度;t1-t2阶段测试Diode_1L的导通特性,稳定各功率半导体器件的壳温,保证了测试导通特性时温度的精确性;第二个脉冲对应t2-t3阶段,用于补偿寄生参数造成的负载电流损耗,将负载电流补偿至等于或略大于设定值,由于寄生参数造成的损耗较小,第二个脉冲的导通过程时间较短,各功率半导体器件温度变化范围不大;t3-t4阶段测试IGBT_2L的导通特性以及稳定各功率半导体器件的壳温,由于此时被测模块处于续流状态,因此电流损耗和温度变化都较小,保证了测试导通特性时温度和电流的精确性;第三个脉冲对应t4-t5,在负载电流下降至设定值时发出脉冲,保证了测试时电流的精确性,在脉冲的上升沿测试IGBT_1H的开通特性和Diode_1L的恢复特性,经过t3-t4的温度稳定过程,保证了测试时温度的精确性。As shown in Figure 5, a test cycle is divided into four stages corresponding to the test stages of the four IGBTs of the full-bridge circuit, respectively. In the first test stage, IGBT_1H is the device under test, and three test pulses are applied to it. The first pulse corresponds to the 0-t1 stage. After charging the load current to the set value, it is turned off. The turn-off characteristics of IGBT_1H can be tested to ensure the accuracy of the current at this time. During the charging process, the temperature control module is used. The cooling function keeps the case temperature of IGBT_1H near the set value, which ensures the accuracy of the temperature when testing the turn-off characteristics; the conduction characteristics of Diode_1L are tested in the t1-t2 stage to stabilize the case temperature of each power semiconductor device and ensure the test conduction. The accuracy of the temperature when the characteristic is on; the second pulse corresponds to the t2-t3 stage, which is used to compensate the load current loss caused by parasitic parameters, and the load current is compensated to be equal to or slightly larger than the set value, and the loss caused by the parasitic parameters is small. , the turn-on process time of the second pulse is short, and the temperature variation range of each power semiconductor device is not large; in the t3-t4 stage, the conduction characteristics of IGBT_2L are tested and the case temperature of each power semiconductor device is stabilized. Freewheeling state, so the current loss and temperature change are small, which ensures the accuracy of temperature and current when testing the conduction characteristics; the third pulse corresponds to t4-t5, and a pulse is sent when the load current drops to the set value to ensure In order to ensure the accuracy of the current during the test, the turn-on characteristics of IGBT_1H and the recovery characteristics of Diode_1L are tested at the rising edge of the pulse. After the temperature stabilization process of t3-t4, the accuracy of the temperature during the test is guaranteed.
图6为本发明提供的功率半导体器件特性测试方法实施例在一个测试周期中被测模块中所有开关管的驱动信号以及负载电流的波形图;图7为本发明提供的功率半导体器件特性测试方法实施例在一个测试周期中测试所有功率半导体器件特性的流程图。FIG. 6 is a waveform diagram of the driving signals and load currents of all switch tubes in the tested module in one test cycle according to an embodiment of the method for testing the characteristics of a power semiconductor device provided by the present invention; FIG. 7 is a method for testing the characteristics of a power semiconductor device provided by the present invention. Example Flow chart for testing all power semiconductor device characteristics in one test cycle.
参见图6、图7,0-T1阶段:被测开关管为IGBT_1H,IGBT_2L导通,IGBT_1L与IGBT_2H关断,IGBT_1H接收三个测试脉冲,如图2所示流程依次测试IGBT_1H的关断特性、IGBT_2L的导通特性、IGBT_1H的开通特性和Diode_1L的恢复特性。T1-T2阶段:被测开关管为IGBT_2H,IGBT_1L导通,IGBT_1H与IGBT_2L关断,IGBT_2H接收三个测试脉冲,如图3所示流程依次测试IGBT_2H的关断特性、IGBT_1L的导通特性、IGBT_2H的开通特性和Diode_2L的恢复特性。T2-T3阶段:被测开关管为IGBT_2L,IGBT_1H导通,IGBT_1L与IGBT_2H关断,IGBT_2L接收三个测试脉冲,如图3所示流程依次测试IGBT_2L的关断特性、IGBT_1H的导通特性、IGBT_2L的开通特性和Diode_2H的恢复特性。T3-T4阶段:被测开关管为IGBT_1L,IGBT_2H导通,IGBT_1H与IGBT_2L关断,IGBT_1L接收三个测试脉冲,如图3所示流程依次测试IGBT_1L的关断特性、IGBT_2H的导通特性、IGBT_1L的开通特性和Diode_1H的恢复特性。Referring to Figure 6 and Figure 7, 0-T1 stage: the switch under test is IGBT_1H, IGBT_2L is turned on, IGBT_1L and IGBT_2H are turned off, IGBT_1H receives three test pulses, and the process shown in Figure 2 tests the turn-off characteristics of IGBT_1H, The turn-on characteristics of IGBT_2L, the turn-on characteristics of IGBT_1H and the recovery characteristics of Diode_1L. Stage T1-T2: The switch tube under test is IGBT_2H, IGBT_1L is turned on, IGBT_1H and IGBT_2L are turned off, and IGBT_2H receives three test pulses. The turn-on characteristics of , and the recovery characteristics of Diode_2L. Stage T2-T3: The switch tube under test is IGBT_2L, IGBT_1H is turned on, IGBT_1L and IGBT_2H are turned off, and IGBT_2L receives three test pulses. The turn-on characteristics of , and the recovery characteristics of Diode_2H. Stage T3-T4: The switch under test is IGBT_1L, IGBT_2H is turned on, IGBT_1H and IGBT_2L are turned off, and IGBT_1L receives three test pulses. The turn-on characteristics of , and the recovery characteristics of Diode_1H.
以上对本发明的具体实施例进行了描述。需要理解的是,本发明并不局限于上述特定实施方式,本领域技术人员可以在权利要求的范围内做出各种变化或修改,这并不影响本发明的实质内容。在不冲突的情况下,本申请的实施例和实施例中的特征可以任意相互组合。Specific embodiments of the present invention have been described above. It should be understood that the present invention is not limited to the above-mentioned specific embodiments, and those skilled in the art can make various changes or modifications within the scope of the claims, which do not affect the essential content of the present invention. The embodiments of the present application and features in the embodiments may be combined with each other arbitrarily, provided that there is no conflict.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811628397.3A CN109765470B (en) | 2018-12-28 | 2018-12-28 | Characteristic test method of power semiconductor device with precise and controllable temperature and current |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811628397.3A CN109765470B (en) | 2018-12-28 | 2018-12-28 | Characteristic test method of power semiconductor device with precise and controllable temperature and current |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109765470A CN109765470A (en) | 2019-05-17 |
CN109765470B true CN109765470B (en) | 2020-06-30 |
Family
ID=66452176
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811628397.3A Active CN109765470B (en) | 2018-12-28 | 2018-12-28 | Characteristic test method of power semiconductor device with precise and controllable temperature and current |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109765470B (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112147478B (en) * | 2020-08-07 | 2021-06-15 | 北京交通大学 | Wide bandgap semiconductor power device parameter test platform and method |
CN112255537B (en) * | 2020-10-13 | 2022-03-25 | 南京大学 | Gallium nitride triode switch test circuit and test method |
CN112986779B (en) * | 2021-02-08 | 2022-08-23 | 厦门市三安集成电路有限公司 | Reliability testing device and method for gallium nitride device |
CN113253085A (en) * | 2021-05-18 | 2021-08-13 | 合肥恒钧检测技术有限公司 | Power cycle test method and system for power semiconductor device |
CN113866582B (en) * | 2021-08-27 | 2024-06-04 | 北京工业大学 | Method for detecting instant burnout resistance of power device switch |
CN113759229B (en) * | 2021-09-13 | 2022-08-02 | 上海交通大学 | Power semiconductor switching loss measurement method and system based on temperature measurement |
CN114609455A (en) * | 2022-01-26 | 2022-06-10 | 清华四川能源互联网研究院 | Test circuit and method for power electronic valve of direct current energy consumption device |
CN114441924B (en) * | 2022-04-11 | 2022-06-28 | 山东阅芯电子科技有限公司 | Narrow pulse conduction voltage drop test method and circuit suitable for power semiconductor device |
CN115113014B (en) * | 2022-08-29 | 2023-04-25 | 华北电力大学 | A power device turn-off failure characteristic testing device and testing method |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103105554A (en) * | 2013-01-29 | 2013-05-15 | 上海电气集团股份有限公司 | Test circuit and method of two-electrical-level converter switching performance based on double pulses |
CN103592592A (en) * | 2013-11-27 | 2014-02-19 | 西安永电电气有限责任公司 | IGBT switch characteristic test circuit and IGBT switch characteristic test method |
CN105510792A (en) * | 2015-12-08 | 2016-04-20 | 同济大学 | Current transformer IGBT power module field double-pulse testing system and method |
CN107167719A (en) * | 2017-05-09 | 2017-09-15 | 浙江大学 | A kind of supper-fast Bias Temperature instability test system and method applied to semiconductor devices |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6012582B2 (en) * | 1980-03-12 | 1985-04-02 | 三菱電機株式会社 | Method for measuring switching loss of power semiconductor devices |
CN103248255B (en) * | 2013-05-24 | 2014-12-31 | 哈尔滨工业大学 | Tri-phase modular multi-level converter and fault-tolerate detecting method for IGBT (insulated gate bipolar translator) open circuit fault in sub-modules thereof |
JP6540062B2 (en) * | 2015-02-05 | 2019-07-10 | 株式会社明電舎 | Device and method for evaluating switching energy loss of power semiconductor devices |
CN105044581B (en) * | 2015-03-30 | 2018-02-13 | 国家电网公司 | The method of testing and test circuit of a kind of SiC IGBT series connection valve group dynamic voltage balancing characteristics and reverse recovery characteristic |
CN107632205B (en) * | 2017-09-07 | 2019-07-05 | 上海交通大学 | Test platform and test method for loss characteristics of power semiconductor devices |
-
2018
- 2018-12-28 CN CN201811628397.3A patent/CN109765470B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103105554A (en) * | 2013-01-29 | 2013-05-15 | 上海电气集团股份有限公司 | Test circuit and method of two-electrical-level converter switching performance based on double pulses |
CN103592592A (en) * | 2013-11-27 | 2014-02-19 | 西安永电电气有限责任公司 | IGBT switch characteristic test circuit and IGBT switch characteristic test method |
CN105510792A (en) * | 2015-12-08 | 2016-04-20 | 同济大学 | Current transformer IGBT power module field double-pulse testing system and method |
CN107167719A (en) * | 2017-05-09 | 2017-09-15 | 浙江大学 | A kind of supper-fast Bias Temperature instability test system and method applied to semiconductor devices |
Also Published As
Publication number | Publication date |
---|---|
CN109765470A (en) | 2019-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109765470B (en) | Characteristic test method of power semiconductor device with precise and controllable temperature and current | |
EP2615467B1 (en) | System and method for monitoring in real time the operating state of an IGBT device | |
Barlini et al. | New technique for the measurement of the static and of the transient junction temperature in IGBT devices under operating conditions | |
CN109765471B (en) | Statistical test method for characteristics of power semiconductor device | |
CN107632205A (en) | The test platform and method of testing of power semiconductor loss characteristic | |
CN109164370B (en) | Thermal impedance measurement system and method of power semiconductor device | |
CN215768857U (en) | Device for testing reliability of semiconductor power electronic device | |
CN103592592A (en) | IGBT switch characteristic test circuit and IGBT switch characteristic test method | |
CN103605072B (en) | A kind of power device dynamic characteristic test circuit with thermoelectricity decoupling function and method of testing thereof | |
CN113125930A (en) | Device for testing reliability of semiconductor power electronic device | |
CN111965404B (en) | Phase delay acquisition device and method of oscilloscope | |
CN110376539B (en) | A measurement delay method, device and calibration equipment for calibrating oscilloscope channel | |
Weimer et al. | Soft-switching losses in GaN and SiC power transistors based on new calorimetric measurements | |
CN115267466A (en) | A test system for studying the characteristics of gallium nitride power devices under dynamic conditions | |
Hu et al. | Online junction temperature monitoring for discrete SiC MOSFET based on on-state voltage at high temperature | |
CN109752638B (en) | A device and method for continuously measuring the output curve of an IGBT chip | |
CN115642791A (en) | Control method and control circuit of hybrid device | |
Rabkowski et al. | 3.3 kv/450 a sic mosfet module-modelling and experiments | |
Kuczmik et al. | Double pulse vs. indirect measurement: Characterizing switching losses of integrated power modules with wide bandgap semiconductors | |
Bolte et al. | Calorimetric measurement of wide bandgap semiconductors switching losses | |
Su et al. | A novel electrical evaluation approach for inhomogeneous current distribution in parallel-connected IGBT modules | |
Tong et al. | Challenges in switching waveforms measurement for a high-speed switching module | |
Jones | Characterization methodology, modeling, and converter design for 600 V enhancement-mode GaN FETs | |
Sathler et al. | Improvement of the modified opposition method used for accurate switching energy estimation of WBG transistors | |
Stamer et al. | A multi-dimensional full automatic power semiconductor test bench for accurate semiconductor loss calculation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |