CN109378276B - Method for manufacturing electronic packaging module and electronic packaging module - Google Patents
Method for manufacturing electronic packaging module and electronic packaging module Download PDFInfo
- Publication number
- CN109378276B CN109378276B CN201811221255.5A CN201811221255A CN109378276B CN 109378276 B CN109378276 B CN 109378276B CN 201811221255 A CN201811221255 A CN 201811221255A CN 109378276 B CN109378276 B CN 109378276B
- Authority
- CN
- China
- Prior art keywords
- shielding layer
- molding body
- electronic
- circuit substrate
- molding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 23
- 238000004100 electronic packaging Methods 0.000 title claims abstract description 21
- 238000000034 method Methods 0.000 title claims abstract description 20
- 238000000465 moulding Methods 0.000 claims abstract description 94
- 239000000758 substrate Substances 0.000 claims abstract description 40
- 239000002184 metal Substances 0.000 claims description 17
- 238000005507 spraying Methods 0.000 claims description 5
- 238000007789 sealing Methods 0.000 abstract 1
- 239000000463 material Substances 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000012778 molding material Substances 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 239000007769 metal material Substances 0.000 description 3
- 229920001296 polysiloxane Polymers 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229920006336 epoxy molding compound Polymers 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 238000001746 injection moulding Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000001721 transfer moulding Methods 0.000 description 2
- KXGFMDJXCMQABM-UHFFFAOYSA-N 2-methoxy-6-methylphenol Chemical compound [CH]OC1=CC=CC([CH])=C1O KXGFMDJXCMQABM-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 1
- 239000002390 adhesive tape Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 239000005022 packaging material Substances 0.000 description 1
- 229920001568 phenolic resin Polymers 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 235000013824 polyphenols Nutrition 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000000565 sealant Substances 0.000 description 1
- 239000000741 silica gel Substances 0.000 description 1
- 229910002027 silica gel Inorganic materials 0.000 description 1
- 229920002050 silicone resin Polymers 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 238000009966 trimming Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Landscapes
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
本发明公开了一种电子封装模块的制造方法及其结构,该方法包括以下步骤:提供一线路基板,该线路基板具有一组装平面与至少一接地垫,多个电子设置于该组装平面上;形成至少一第一模封体包覆部分所述多个电子元件;形成一第一屏蔽层,覆盖该第一模封体并接触该线路基板;形成一第二模封体覆盖该第一模封体、所述多个电子元件、该组装平面;移除部分该第一模封体以及部分该第二模封体,以暴露部分该第一屏蔽层;以及形成一第二屏蔽层,覆盖该第一模封体、该第二模封体,并电性连接该第一屏蔽层。本发明可完整地保护电子元件免于受到电磁干扰。
The invention discloses a manufacturing method and a structure of an electronic packaging module. The method comprises the following steps: providing a circuit substrate, the circuit substrate has an assembly plane and at least one ground pad, and a plurality of electronic devices are arranged on the assembly plane; forming at least a first molding body to cover part of the plurality of electronic components; forming a first shielding layer to cover the first molding body and contact the circuit substrate; forming a second molding body to cover the first molding a sealing body, the plurality of electronic components, and the assembly plane; removing a part of the first molding body and a part of the second molding body to expose a part of the first shielding layer; and forming a second shielding layer covering The first molding body and the second molding body are electrically connected to the first shielding layer. The present invention can completely protect electronic components from electromagnetic interference.
Description
本申请是日月光半导体制造股份有限公司的中国发明专利申请(申请日为2014年8月8日、申请号为201410389354.X,发明名称为“电子封装模块的制造方法以及电子封装模块”)的分案申请。This application is a part of the Chinese invention patent application of ASE Semiconductor Manufacturing Co., Ltd. (the application date is August 8, 2014, the application number is 201410389354.X, and the invention name is "Manufacturing method of electronic packaging module and electronic packaging module"). case application.
技术领域technical field
本发明涉及一种电子封装模块的制造方法及其结构,特别涉及一种利用两阶段模封以及利用两阶段屏蔽的电子封装模块制造方法及其结构。The invention relates to a manufacturing method and structure of an electronic packaging module, in particular to a manufacturing method and structure of an electronic packaging module using two-stage molding and using two-stage shielding.
背景技术Background technique
目前电子封装模块通常包括一电路板与多个装设在电路板上的电子元件(electronic component)。这些电子元件例如是芯片封装体(chip package)或无源元件(passive component)等。此外,大多数的电子封装模块通常还包括模封块(moldingcompound),其用以包覆(encapsulating)上述电子元件,以保护电子元件。Currently, electronic packaging modules generally include a circuit board and a plurality of electronic components mounted on the circuit board. These electronic components are, for example, chip packages or passive components. In addition, most electronic packaging modules usually include a molding compound, which is used to encapsulate the above-mentioned electronic components to protect the electronic components.
电子元件日益复杂,而使用者对于加快处理速度(processing speed)与缩小元件尺寸的需求也日益增加。现今的电子产品讲求轻薄短小,使得电子元件与线路的分布密度过高,这增加了一些问题,例如电磁干扰(Electromagnetic interference,EMI)。尤其,如何在电子元件与线路分布密集的电路板上形成多区块的电磁屏蔽结构,亦即,形成多个电磁屏蔽隔间,成为现有通讯产品的需求。Electronic components are becoming more and more complex, and users' demands for faster processing speed and smaller component sizes are also increasing. Today's electronic products are required to be light, thin and short, so that the distribution density of electronic components and circuits is too high, which increases some problems, such as electromagnetic interference (EMI). In particular, how to form a multi-block electromagnetic shielding structure on a circuit board where electronic components and circuits are densely distributed, that is, forming a plurality of electromagnetic shielding compartments, has become a requirement of existing communication products.
一种公知技术是先在电路板上大面积地形成模封块,然后在模封块上挖槽,再于槽内填入金属材料以形成隔间。然而,此等制造工艺容易因挖槽的深宽比造成填入槽内的金属材料无法均匀地分布于槽内,例如,填入槽内的金属材料无法接触挖槽底部的线路基板,或者具有孔隙、空气间隔等。因此,以此所形成的金属隔间容易有导电不良或导电不均的问题,并且,金属隔间的尺寸受限于挖槽的深宽比,难以缩小。A well-known technique is to form a large-area molding block on a circuit board first, then dig a groove on the molding block, and then fill the groove with a metal material to form a compartment. However, in these manufacturing processes, the metal material filled in the groove cannot be evenly distributed in the groove due to the aspect ratio of the groove. For example, the metal material filled in the groove cannot contact the circuit substrate at the bottom of the groove, or has Pores, air gaps, etc. Therefore, the metal compartments formed in this way are prone to problems of poor electrical conductivity or uneven electrical conductivity, and the size of the metal compartments is limited by the aspect ratio of the trench, so it is difficult to reduce the size of the metal compartments.
此外,美国专利公开文件US2008/0055878号,揭露了一种具有电磁屏蔽结构的电子元件,其不具有金属隔间的屏蔽结构,且该电子元件的厚度受限于模封材料的厚度而难以降低。In addition, US Patent Publication No. US2008/0055878 discloses an electronic component with an electromagnetic shielding structure, which does not have a shielding structure with a metal compartment, and the thickness of the electronic component is limited by the thickness of the molding material and is difficult to reduce .
发明内容SUMMARY OF THE INVENTION
本发明提供一种电子封装模块的制造方法,能两阶段模封以及两阶段镀覆以形成屏蔽,而无需受限于屏蔽层的深宽比,可完整防护电子元件间的电磁干扰。The invention provides a manufacturing method of an electronic package module, which can form shielding by two-stage molding and two-stage plating without being limited by the aspect ratio of the shielding layer, and can completely protect the electromagnetic interference between electronic components.
一种电子封装模块的制造方法,包括以下步骤:提供一线路基板,线路基板具有组装平面与至少一接地垫,多个电子元件设置于组装平面上;形成至少一第一模封体包覆部分电子元件;形成第一屏蔽层,覆盖第一模封体并接触该线路基板;形成第二模封体覆盖第一模封体、电子元件、组装平面;移除部分第一模封体以及部分第二模封体,以暴露部分第一屏蔽层;以及形成第二屏蔽层,覆盖该第一模封体、该第二模封体,并电性连接该第一屏蔽层。A manufacturing method of an electronic packaging module, comprising the following steps: providing a circuit substrate, the circuit substrate has an assembly plane and at least one ground pad, a plurality of electronic components are arranged on the assembly plane; forming at least a first encapsulating body covering part electronic components; forming a first shielding layer, covering the first molding body and contacting the circuit substrate; forming a second molding body to cover the first molding body, the electronic components, and the assembly plane; removing part of the first molding body and part of it a second molding body to expose part of the first shielding layer; and forming a second shielding layer, covering the first molding body, the second molding body, and electrically connecting the first shielding layer.
一种电子封装模块结构,包括:线路基板,该线路基板具有组装平面与接地垫;电子元件设置于组装平面上;第一模封体以及一第二模封体分别包覆一部分电子元件;第一屏蔽层顺形覆盖第一模封体并电性连接接地垫,而第一模封体与第二模封体以第一屏蔽层相隔离;以及第二屏蔽层,覆盖第一模封体并电性连接第一屏蔽层;其中,第一屏蔽层在形成该第二模封体之前先制作完成。An electronic packaging module structure, comprising: a circuit substrate, the circuit substrate has an assembly plane and a ground pad; electronic components are arranged on the assembly plane; a first molding body and a second molding body respectively cover a part of the electronic components; A shielding layer conformally covers the first molded body and is electrically connected to the ground pad, and the first molded body and the second molded body are isolated by the first shielding layer; and a second shielding layer covers the first molded body and electrically connected to the first shielding layer; wherein, the first shielding layer is fabricated before the second molding body is formed.
为了能更进一步了解本发明所采取的技术、方法及功效,请参阅以下有关本发明的详细说明、附图,相信本发明的特征与特点,当可由此得以深入且具体的了解,然而所附附图与附件仅提供参考与说明用,并非用来对本发明加以限制者。In order to further understand the technology, method and effect adopted by the present invention, please refer to the following detailed description and accompanying drawings of the present invention. It is believed that the features and characteristics of the present invention can be understood in depth and concretely. However, the attached The accompanying drawings and attachments are only provided for reference and description, and are not intended to limit the present invention.
附图说明Description of drawings
图1是本发明一实施例的电子封装模块结构的剖面示意图。FIG. 1 is a schematic cross-sectional view of an electronic packaging module structure according to an embodiment of the present invention.
图2至图8显示图1中电子封装模块结构在制造过程中的剖面示意图。2 to 8 are schematic cross-sectional views of the electronic package module structure in FIG. 1 during the manufacturing process.
图9是本发明一实施例的电子封装模块的制造方法的流程图。FIG. 9 is a flowchart of a method for manufacturing an electronic package module according to an embodiment of the present invention.
其中,附图标记说明如下:Among them, the reference numerals are described as follows:
电子封装模块结构1Electronic
线路基板11
组装平面111
接地垫12
第一电子元件131The first
第二电子元件132、132’Second
第一初始模封体141’The first initial molded body 141'
第一模封体141The first molded
第一屏蔽层151
第二初始模封体161’The second initial molded body 161'
第二模封体161The second molded
第二屏蔽层171The
牺牲层181
底部填充胶191
遮罩2
步骤S1~S6Steps S1 to S6
具体实施方式Detailed ways
本文中可能使用术语第一、第二、第三等来描述各种元件,但此等元件不应受此等术语限制。此等术语乃用以区分一元件与另一元件。因此,下文论述的第一元件可称为第二元件而不偏离本发明概念的教示。The terms first, second, third, etc. may be used herein to describe various elements, but these elements should not be limited by these terms. These terms are used to distinguish one element from another. Thus, a first element discussed below could be termed a second element without departing from the teachings of the inventive concept.
请参考图1,图1是本发明一实施例的电子封装模块结构的剖面示意图。本发明实施例提供了一种电子封装模块结构1,电子封装模块结构1包括线路基板11、多个电子元件(例如第一电子元件131、第二电子元件132、132’)、第一屏蔽层151、第二屏蔽层171、第一模封体141以及相邻于第一模封体141的第二模封体161。线路基板11具有组装平面111,组装平面111包括第一区域(图未绘示)以及第二区域(图未绘示)。线路基板11还包括多个接地垫12,其中部分接地垫12裸露于线路基板11的组装平面111,部分接地垫12可依设计需求选择性设置并裸露于线路基板11的侧边。Please refer to FIG. 1 . FIG. 1 is a schematic cross-sectional view of an electronic package module structure according to an embodiment of the present invention. An embodiment of the present invention provides an electronic
第一电子元件131是位于组装平面111的第一区域,第二电子元件132、132’位于组装平面111的第二区域。第一模封体141是位于第一区域并包覆第一电子元件131;第二模封体161是位于模封体141之外的组装平面111上。第一屏蔽层151电性连接线路基板11的接地垫12,而第一模封体141与第二模封体161是以第一屏蔽层151相隔离。第二屏蔽层171全面性地形成于线路基板11的上方,以覆盖第一模封体141、第二模封体161、组装平面111以及部分第二电子元件,并直接接触于第一屏蔽层151。第二屏蔽层171还可直接电性连接至接地垫12,甚至包含裸露于线路基板11侧边的接地垫12。在其它实施例中,第一电子元件也可能自第一模封体141裸露出来而直接接触第二屏蔽层171。The first
上述以对应形成第一模封体所在区域为第一区域、对应形成第二模封体所在区域为第二区域,以方便说明与理解,并非用以限定第一区域以及第二区域的解释,例如第一模封体也可以是集成电路封装(IC package)的封装材。因此若第二电子元件132’为集成电路封装(IC package)的电子元件,或者是半导体芯片堆叠并以覆晶接合的方式装设于线路基板11上,未被第二模封体所覆盖,则其所在区域也可称为第一区域。In the above, the region corresponding to the formation of the first molded body is the first region, and the region corresponding to the formation of the second molded body is the second region, for the convenience of explanation and understanding, and is not intended to limit the interpretation of the first region and the second region. For example, the first molding body may also be a packaging material of an integrated circuit package (IC package). Therefore, if the second
以下将透过实施例来解释本发明的一种电子封装模块的制造方法。请参考图2至图8,图2至图8显示图1中电子封装模块结构在制造过程中的剖面示意图。The following will explain a method for manufacturing an electronic package module of the present invention through embodiments. Please refer to FIGS. 2 to 8 . FIGS. 2 to 8 are schematic cross-sectional views of the electronic package module structure in FIG. 1 during the manufacturing process.
如图1所示,首先,提供一线路基板11,线路基板11具有一组装平面111(例如线路基板11的上表面)。组装平面111包括第一区域以及第二区域(图未绘示)。As shown in FIG. 1 , first, a
线路基板11并具有多个预先设置的接地垫12与线路层(未绘示)。接地垫12是导电材料所制成,以电性连接至导电线路(未绘示)或是接地面(未绘示)。其中,接地垫12与线路层皆位于组装平面111上或埋入基板,接地垫12进一步裸露于线路基板11的侧边。The
接着,将电子元件装设于线路基板11上,其组装方式可利用表面粘着技术(Surface Mount Technology,SMT)进行,但不以此为限。Next, the electronic components are mounted on the
请参图3,接着,于第一区域提供第一初始模封体141’,以包覆第一电子元件131。第一初始模封体141’例如是以模封材料(molding material)对第一区域进行一封胶制造工艺所形成,且第一初始模封体141’是包覆第一电子元件131以及第一电子元件131周围的一部分组装平面111。需要注意的是,本实施例中,在所述提供第一初始模封体141’的步骤完成之后,邻近第一电子元件131的至少一个接地垫12有至少一部分是裸露于组装平面111,而没有被第一初始模封体141’所覆盖。本发明封胶制造工艺例如采用压注成型、模穴注胶成形(mold chase)、覆盖成形制造工艺(over-molding process)、转移成形方式(transfer molding)、顶模塑封制造工艺(top-gate molding)、点胶机(dispenser)。而所用于形成模封体的材质例如为环氧树脂、塑封材(molding compound)、环氧模封化合物(Epoxy Molding Compound,EMC)、聚酰亚胺(Polyimide,PI)、酚醛树脂(Phenolics)、硅胶或是硅树脂(Silicones)等。Referring to FIG. 3 , next, a first
此外,于上述封胶制造工艺的步骤中,可同时提供底部填充胶191包覆第二电子元件132’的外露导电接脚,以保护这些导电接脚并使这些导电接脚与后续形成的第一屏蔽层151(图5)电性隔绝。In addition, in the steps of the above-mentioned encapsulation manufacturing process, the
接着,如图4所示,提供牺牲层181包覆部分第二电子元件132。举例而言,可透过具有图案设计的遮罩2对线路基板11进行牺牲层181涂布制造工艺,依遮罩2的图案提供牺牲层181包覆部分第二电子元件132以及部分组装平面111。牺牲层181是用以移除后续制造工艺形成于牺牲层181上方的物质,并保护牺牲层181所包覆的部分第二电子元件132。牺牲层181的材料可包含压克力(acrylic)胶或硅胶。于另一实施例中,牺牲层181的材料可包含感光固化性树酯或热固化性树酯组成的油墨,例如液态感光型油墨,且可通过使用有机溶剂被简单移除,但不以此为限。Next, as shown in FIG. 4 , a
然后,形成第一屏蔽层151。第一屏蔽层151可作为不同电子元件间在垂直方向上的金属屏蔽,意即隔绝相邻电子元件间的电磁干扰。如图5所示,整面且顺形地(conformal)形成第一屏蔽层151,以覆盖第一初始模封体141’、牺牲层181、第二电子元件132’、底部填充胶191,以及部分组装平面111,并接触线路基板11的接地垫12以电性连接至接地垫12。形成第一屏蔽层151的方法例如喷镀(spray coating)、电镀(electroplating)、无电镀(electroless plating)、蒸镀或溅镀(sputtering)等。本技术领域的技术人员可知,顺形(conformal)是指其所形成的物与其所覆盖者的外轮廓具有大致相同的形状,以图5实施例而言,即第一屏蔽层151的外轮廓与第一初始模封体141’、牺牲层181、第二电子元件132’的外轮廓相同。Then, the
接着,如图6所示,将牺牲层181移除,以移除牺牲层181上方所覆的第一屏蔽层151,并使第二电子元件132暴露出来。如此,可以隔绝电子封装模块结构1内电子元件131、132、132’之间的电磁干扰。Next, as shown in FIG. 6 , the
上述图4-6搭配图案化的牺牲层181以形成第一屏蔽层151的方法,也可以改用图案化的遮罩(mask)遮盖整个组装平面,再进行金属喷涂(spray coating)并加以固化而形成第一屏蔽层151。For the method of forming the
接着,如图7所示,于组装平面111提供第二初始模封体161’,以包覆第一初始模封体141’、第二电子元件132、132’、第一屏蔽层151以及部分组装平面111。其中第一初始模封体141’与第二初始模封体161’之间是以第一屏蔽层151相互隔离,也就是说,第一屏蔽层151是埋设于模封材料中。第二初始模封体161’例如是以模封材料对整个组装平面111进行一封胶制造工艺所形成,所述封胶制造工艺例如采用覆盖成型、一般转注成型、压注成型或是模穴注胶成形(mold chase)的方式,而第二初始模封体161’的材质可以与第一初始模封体141’的材质相同,例如为环氧树脂或硅胶。Next, as shown in FIG. 7 , a second
接着,如图8所示,移除部分第一初始模封体141’以及部分第二初始模封体161’,以暴露一部分的第一屏蔽层151,同时形成如图1的第一模封体141以及第二模封体161。例如利用研磨(grinding)或是激光加工处理(Laser trimming)等方式,削除部分第一初始模封体141’与部分第二初始模封体161’,藉此降低电子封装模块结构1整体的高度。第一模封体141的高度可小于第一初始模封体141’的高度,且第二模封体161的高度可小于第二初始模封体161’的高度,第一模封体141的上表面可切齐于第二模封体161的上表面。同时,一部分的第一屏蔽层151也一并被移除,未被移除的第一屏蔽层151在电子元件131、132之间形成具有一定高度的屏蔽结构。Next, as shown in FIG. 8 , a part of the first
接着,形成第二屏蔽层171,如图1所示,本实施例中,可整面性地形成第二屏蔽层171,以覆盖第一模封体141、第二模封体161以及第二电子元件132’上表面。第二屏蔽层171并可完整包覆线路基板11的侧边并电性连接侧边的接地垫12。形成第二遮蔽层的制造工艺可采用例如金属喷涂(Spray coating)、无电镀制造工艺(electroless plating)或溅镀制造工艺(Sputtering)等常见的金属涂布制造工艺,也可采用黏贴导电胶带等方式,但不以此为限。Next, a
上述实施例可归纳出本发明一实施例的电子封装模块的制造方法,请参照图9。步骤S1,提供线路基板,线路基板具有组装平面与接地垫,多个电子元件设置于该组装平面上;步骤S2,形成第一模封体包覆部分电子元件;步骤S3,形成第一屏蔽层,覆盖第一模封体并接触组装平面上的接地垫;步骤S4,形成第二模封体覆盖第一模封体及组装平面上未被模封体覆盖的电子元件;步骤S5,移除部分模封体并暴露部分第一屏蔽层;步骤S6,形成第二屏蔽层,覆盖整个模封体外表面并电性连接第一屏蔽层。The above-mentioned embodiments can be summarized as a manufacturing method of an electronic package module according to an embodiment of the present invention, please refer to FIG. 9 . Step S1, providing a circuit substrate, the circuit substrate has an assembly plane and a ground pad, and a plurality of electronic components are arranged on the assembly plane; Step S2, forming a first molding body to cover part of the electronic components; Step S3, forming a first shielding layer , cover the first molding body and contact the ground pad on the assembly plane; step S4, form a second molding body to cover the first molding body and the electronic components on the assembly plane that are not covered by the molding body; step S5, remove Part of the molded body is exposed and part of the first shielding layer is exposed; step S6, a second shielding layer is formed, covering the entire outer surface of the molded body and electrically connecting the first shielding layer.
在另一实施例中,上述形成第二屏蔽层171之前,在移除部分第一初始模封体141’以及部分第二初始模封体161’的步骤时,利用模封体不同高度的落差所产生的区域提供其它电子元件或电子模块做立体堆叠与电性连接。详细而言,可以预先将较高度较低的元件设计在一个区域而较高的元件设计在另一区域,如此后续形成的模封体,其顶部距离较低电子元件的距离较另一距离较高电子元件的距离为大,因此高度较低的元件区域上方的模封体可削除得较多,以形成模封体具有不同高度的区域。可先在高度较低的元件区域的模封体中依设计形成导电结构以连接电子元件、线路基板11的接地垫12或线路层,或在模封体上方形成线路布局,再电性连接堆叠置放其上的电子元件或电子模块,最后再形成第二屏蔽层171电性连接接地垫12。实际作法例如:形成多个孔洞于模封体中,其中各孔洞暴露出接地垫或是电子元件的电性连接端;形成多个金属柱于孔洞中,并且形成第一金属图案层于模封体以及金属柱上方,其中各金属柱电性连接接地垫或是电子元件的电性连接端。接着,再堆叠电子元件或电子模块于模封体上方,并电性连接于第一金属图案层或金属柱。之后,形成模封体全面覆盖组装平面上方,包括堆叠后的电子元件或电子模块、已形成的模封体。In another embodiment, before the formation of the
本发明利用两阶段分别形成第一屏蔽层、第二屏蔽层,以及利用两阶段模封,在个别电子元件间选择性形成垂直方向上的金属屏蔽,此方法所形成的金属屏蔽隔间不会有公知金属屏蔽隔间深宽比所产生的导电不良或不均的问题,继之搭配模封体顶部的第二屏蔽层后,可完整地保护电子元件免于受到电磁干扰。并且,透过削除部分模封体,可以同时降低电子封装模块结构整体高度。再者,电子封装模块结构1可有效利用电子元件间的高度差,而提供可供立体堆叠的结构。因而本发明可提供具有较小厚度的构形因子(formfactor)。In the present invention, the first shielding layer and the second shielding layer are respectively formed in two stages, and the metal shielding in the vertical direction is selectively formed between individual electronic components by using the two-stage molding. The metal shielding compartment formed by this method will not There is a problem of poor or uneven conduction caused by the aspect ratio of the known metal shielding compartment, and then with the second shielding layer on the top of the molded body, the electronic components can be completely protected from electromagnetic interference. In addition, by removing part of the molded body, the overall height of the electronic package module structure can be reduced at the same time. Furthermore, the electronic
以上所述仅为本发明的实施例,其并非用以限定本发明的专利保护范围。任何本领域的技术人员,在不脱离本发明的精神与范围内,所作的更动及润饰的等效替换,仍为本发明的专利保护范围内。The above descriptions are merely embodiments of the present invention, and are not intended to limit the scope of the patent protection of the present invention. Any person skilled in the art, without departing from the spirit and scope of the present invention, makes the equivalent replacement of the modification and modification, still within the scope of the patent protection of the present invention.
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811221255.5A CN109378276B (en) | 2014-08-08 | 2014-08-08 | Method for manufacturing electronic packaging module and electronic packaging module |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811221255.5A CN109378276B (en) | 2014-08-08 | 2014-08-08 | Method for manufacturing electronic packaging module and electronic packaging module |
CN201410389354.XA CN105336629B (en) | 2014-08-08 | 2014-08-08 | Method for manufacturing electronic packaging module and electronic packaging module |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410389354.XA Division CN105336629B (en) | 2014-08-08 | 2014-08-08 | Method for manufacturing electronic packaging module and electronic packaging module |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109378276A CN109378276A (en) | 2019-02-22 |
CN109378276B true CN109378276B (en) | 2022-07-05 |
Family
ID=55287072
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410389354.XA Active CN105336629B (en) | 2014-08-08 | 2014-08-08 | Method for manufacturing electronic packaging module and electronic packaging module |
CN201811221255.5A Active CN109378276B (en) | 2014-08-08 | 2014-08-08 | Method for manufacturing electronic packaging module and electronic packaging module |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410389354.XA Active CN105336629B (en) | 2014-08-08 | 2014-08-08 | Method for manufacturing electronic packaging module and electronic packaging module |
Country Status (1)
Country | Link |
---|---|
CN (2) | CN105336629B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI676259B (en) * | 2016-09-02 | 2019-11-01 | 矽品精密工業股份有限公司 | Electronic package and method for fabricating the same |
TWI637364B (en) * | 2017-12-15 | 2018-10-01 | 友達光電股份有限公司 | Electronic device |
CN110972389B (en) * | 2018-09-29 | 2023-07-21 | 鹏鼎控股(深圳)股份有限公司 | Circuit board |
KR102621099B1 (en) * | 2018-11-07 | 2024-01-04 | 삼성전자주식회사 | Semiconductor package |
WO2021017896A1 (en) * | 2019-07-26 | 2021-02-04 | Tongfu Microelectronics Co., Ltd. | Packaging structure and fabrication method thereof |
CN112563155A (en) * | 2019-09-26 | 2021-03-26 | 伟创力有限公司 | Method of forming exposed cavities in a molded electronic device |
CN111158521B (en) * | 2019-12-30 | 2022-03-11 | 合肥微晶材料科技有限公司 | Anti-interference touch control induction layer and touch screen based on same |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8093691B1 (en) * | 2009-07-14 | 2012-01-10 | Amkor Technology, Inc. | System and method for RF shielding of a semiconductor package |
CN102610590A (en) * | 2011-01-24 | 2012-07-25 | 群成科技股份有限公司 | Package module with electromagnetic interference shielding |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1774965A (en) * | 2004-03-30 | 2006-05-17 | 松下电器产业株式会社 | Modular element and its manufacturing method |
KR100691629B1 (en) * | 2006-04-21 | 2007-03-12 | 삼성전기주식회사 | High frequency module using metal wall and manufacturing method thereof |
CN101374403B (en) * | 2007-08-21 | 2010-09-22 | 海华科技股份有限公司 | Shielding structure of electronic device and manufacturing method thereof |
US8178956B2 (en) * | 2007-12-13 | 2012-05-15 | Stats Chippac Ltd. | Integrated circuit package system for shielding electromagnetic interference |
US7772046B2 (en) * | 2008-06-04 | 2010-08-10 | Stats Chippac, Ltd. | Semiconductor device having electrical devices mounted to IPD structure and method for shielding electromagnetic interference |
JP2011216849A (en) * | 2010-03-17 | 2011-10-27 | Tdk Corp | Electronic circuit module component, and method of manufacturing the same |
KR101862370B1 (en) * | 2011-05-30 | 2018-05-29 | 삼성전자주식회사 | Semiconductor device, a semiconductor package and a electronic device |
JP5400094B2 (en) * | 2011-06-02 | 2014-01-29 | 力成科技股▲分▼有限公司 | Semiconductor package and mounting method thereof |
KR101250677B1 (en) * | 2011-09-30 | 2013-04-03 | 삼성전기주식회사 | Semiconductor package and method for manufacturing the same |
TWI474462B (en) * | 2011-12-16 | 2015-02-21 | 矽品精密工業股份有限公司 | Semiconductor package and method of forming same |
CN105023851B (en) * | 2014-04-28 | 2018-05-01 | 环旭电子股份有限公司 | Method for manufacturing electronic packaging module |
-
2014
- 2014-08-08 CN CN201410389354.XA patent/CN105336629B/en active Active
- 2014-08-08 CN CN201811221255.5A patent/CN109378276B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8093691B1 (en) * | 2009-07-14 | 2012-01-10 | Amkor Technology, Inc. | System and method for RF shielding of a semiconductor package |
CN102610590A (en) * | 2011-01-24 | 2012-07-25 | 群成科技股份有限公司 | Package module with electromagnetic interference shielding |
Also Published As
Publication number | Publication date |
---|---|
CN109378276A (en) | 2019-02-22 |
CN105336629B (en) | 2018-11-27 |
CN105336629A (en) | 2016-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109378276B (en) | Method for manufacturing electronic packaging module and electronic packaging module | |
CN107275294B (en) | Thin chip stack package structure and manufacturing method thereof | |
US8717775B1 (en) | Fingerprint sensor package and method | |
US8093690B2 (en) | Chip package and manufacturing method thereof | |
US9826630B2 (en) | Fan-out wafer level packages having preformed embedded ground plane connections and methods for the fabrication thereof | |
TWI695468B (en) | Integrated circuit packaging system with shielding and method of manufacture thereof | |
US8008753B1 (en) | System and method to reduce shorting of radio frequency (RF) shielding | |
JP5400094B2 (en) | Semiconductor package and mounting method thereof | |
CN205645792U (en) | Electronic package | |
JP7354594B2 (en) | Electronic element module and its manufacturing method | |
CN101315919A (en) | Chip packaging structure and process thereof | |
TWI553818B (en) | Method of manufacturing electronic package module and structure of electronic package module | |
US9837378B2 (en) | Fan-out 3D IC integration structure without substrate and method of making the same | |
TWI744572B (en) | Semiconductor package with in-package compartmental shielding and fabrication method thereof | |
TW201523828A (en) | Electronic packaging device and manufacturing method thereof | |
US10461044B2 (en) | Wafer level fan-out package and method of manufacturing the same | |
US20200168557A1 (en) | Semiconductor package and fabrication method thereof | |
CN108231743A (en) | Wafer level metal shielding packaging structure and manufacturing method thereof | |
CN102244069B (en) | Semiconductor structure with concave part and manufacturing method thereof | |
US8872329B1 (en) | Extended landing pad substrate package structure and method | |
TW201605001A (en) | Method of manufacturing electronic package module and electronic package module manufactured by the same | |
KR20140083084A (en) | Semiconductor chip package having Electromagnetic interference shielding layer and method for manufacturing the same | |
CN104716102A (en) | Electronic packaging module and manufacturing method thereof | |
US9171770B2 (en) | Electronic device and manufacturing method thereof | |
US20180240738A1 (en) | Electronic package and fabrication method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |