CN109271677B - Method for repairing layout grid point problem in online layering manner - Google Patents
Method for repairing layout grid point problem in online layering manner Download PDFInfo
- Publication number
- CN109271677B CN109271677B CN201810978668.1A CN201810978668A CN109271677B CN 109271677 B CN109271677 B CN 109271677B CN 201810978668 A CN201810978668 A CN 201810978668A CN 109271677 B CN109271677 B CN 109271677B
- Authority
- CN
- China
- Prior art keywords
- layout
- current
- repairing
- repair
- pcell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/30—Computing systems specially adapted for manufacturing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Architecture (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses a method for repairing layout grid points in an on-line layering manner, which avoids the defects caused by manual repair of the layout grid points, and a user can select to repair the current layout level or perform layered layout repair according to the specific situation of the layout, so that the parameters are conveniently modified and reused, and the time and the labor are saved. The method can develop the expansion function on the basis of the Virtuoso software, and can realize the improvement of the basic function of the layout drawing software and realize the on-line modification of the layout grid points through the Skill program interface of the Virtuoso software.
Description
Technical Field
The invention relates to the field of EDA design, in particular to a method for repairing layout lattice point problems in an online layering manner.
Background
Virtuoso (integrated circuit design software) is a circuit, layout design tool introduced by Cadence (some EDA software vendor). The tool can be fully utilized by layout designers, and various layout designs can be completed by depending on the process libraries provided by various process manufacturers. After the layout body design is completed, lattice errors may exist, resulting in failure to pass drc inspection. In order to solve the problem that the layout pattern instance, mosaic and the like cannot pass drc inspection (design ruler check) without being at the lattice points, the lattice point repair of the layout with the problem needs to be performed in the layout design. Currently, there are 3 main conventional approaches to implement such modification operations:
1: tool with broach
1) The broach is from taking the tool unable hierarchical lattice point problem restoration, when there is hierarchical lattice point problem, need the designer to intervene manually, carry out the investigation one by one, brought the design risk, efficiency is also restrained.
2) The method has the problems of interaction with the main stream tools in the virtuoso industry, needs to carry out the work of importing and exporting for many times, has complex process, low efficiency and is easy to make mistakes.
Due to excessive manual intervention, careless mistakes are inevitably introduced, the whole process is time-consuming and labor-consuming, the accuracy is not guaranteed, and the efficiency of layout design is limited.
2: manual repair method
The manual method is used for repairing the lattice point problem, and the biggest problem is that the efficiency is very low, and the repair can be completed only by consuming a great amount of time. Moreover, due to the fact that lattice point problem repair is carried out manually, artificial careless mistakes are inevitably introduced, drc problems, even lvs (layout versus schematic) problems are caused, a certain time is needed to be consumed for debugging, the whole process is extremely time-consuming and labor-consuming, accuracy is not guaranteed, and the efficiency of layout design is greatly limited.
2.1 Repair procedures are cumbersome
The whole repair process, which involves repetitive labor and is very complicated, is as follows:
1) Firstly, judging whether a lattice problem exists or not;
2) Finding out units and graphs with lattice point problems;
3) Selecting a graph with a lattice point problem, deleting the graph, and redrawing a new graph at the lattice point;
4) Deleting the unit with the lattice problem, recalling the unit, and ensuring that the position of the placement direction is basically consistent with the original image.
The implementation steps of the whole process are cumbersome and involve a lot of repetitive operations. Slightly inattentive, DRC, LVS problems can be introduced.
2.2 Too much human intervention
Because the whole repair process is very complicated, the data volume is very large, and the situation that some graphics are not repaired is likely to exist, and the situation can be finally eliminated only when calibre examination needs to be carried out for many times. When layout data is large, performing calibre checking takes a lot of time. Meanwhile, due to excessive manual intervention, human errors are inevitably introduced during operation, and the problems of drc and lvs are caused. Because the items are substantially late in the node, a significant stress may be placed on the group of items, possibly even delaying the time node.
2.3 File locking
When the file is locked, the authority for writing the file cannot be obtained, and the layout modification operation cannot be performed. The designer is required to manually find the position of the locked file step by adopting a command line mode, and delete the locked file. The whole process is complicated, and when the number of locked files is large, a great deal of time is consumed for searching and deleting one by one.
3: method for importing GDS (graphics device) by using cadence virtuoso software
1) By using virtuoso software, when the GDS data is imported or exported, the value of DBUPerUU and the "Snap To Grid" option are set, so that the lattice problem can be repaired, but at the same time, certain problems exist, in the importing or exporting process, parameterized units, such as pcell or parameterized standard units, can be flattened, and certain problems exist when other users quote and change, so that the parameters cannot be conveniently modified and reused.
Disclosure of Invention
Aiming at the problems, the invention provides a method for repairing the layout grid points in an online layering manner, and a user can select to repair the current layout level or perform layered layout repair according to the specific situation of the layout.
In order to solve the technical problems, the invention provides a method for repairing the grid points of a layout in an online layering manner, which is characterized by judging whether the current layout has write permission or not when the current layering repair is carried out, and deleting a layout locking file to obtain the write permission if the current layout does not have the write permission;
repairing rectangle and path in the layout, cutting edges which are not at the grid points, and enabling the cut edges to be at the grid point positions;
repairing the parameterized unit PCELL and the instance;
after all rectangle, path, PCELL, instance contained in the current hierarchy are repaired, the current layout unit is automatically saved and exited.
When repairing PCELL, a mode of integrally moving the current PCELL layout towards the upper right corner with the nearest relative position is adopted.
When repairing an instance, a mode of integrally moving the current instance layout towards the lower left corner with the nearest relative position is adopted.
A method for repairing the grid point problem of a layout in an online layering manner is characterized in that when the layering repair is carried out, an API function is utilized to acquire the hierarchical calling relation of the current layout, a list is formed, and the repair is carried out from the unit at the bottommost layer in the list;
opening a layout unit, judging whether a layout file is locked, and if the file is locked, deleting the locked layout file to obtain write permission;
repairing rectangle, path in the layout, and cutting edges which are not at the grid points, so that the cut edges are at the grid point positions; repairing the PCELL and the instance;
automatically storing the current unit layout;
and continuing traversing all units contained in the list, opening the layout one by one, repeating the steps to repair rectangle, path, PCELL and instance until the layout of all units in the list is repaired, automatically storing the current layout unit and exiting.
In the list, the information of the unit called at the bottom layer is at the end of the list.
When repairing PCELL, a mode of integrally moving the current PCELL layout towards the upper right corner with the nearest relative position is adopted.
When repairing an instance, a mode of integrally moving the current instance layout towards the lower left corner with the nearest relative position is adopted.
The invention has the beneficial effects that:
the method of the invention avoids the defects caused by manual repair of the layout grid points, and a user can select to repair the current layout level or perform hierarchical layout repair according to the specific situation of the layout, thereby being convenient for parameter modification and reuse and saving time and labor. The method can develop the expansion function on the basis of the Virtuoso software, and can realize the improvement of the basic function of the layout drawing software and realize the on-line modification of the layout grid points through the Skill program interface of the Virtuoso software.
Drawings
FIG. 1 is a flow chart of the current hierarchical repair.
FIG. 2 is a hierarchical repair flow chart.
Fig. 3 shows the parameter setting menu (for the user to input the lattice value) after the put on grid current level menu clicks in virtuoso.
Fig. 4 is an illustration of the pop-up of the abatvout help menu in virtuoso (providing an illustration of how parameter settings are performed).
Detailed Description
The invention is further described below with reference to the accompanying drawings. The following examples are only for more clearly illustrating the technical aspects of the present invention, and are not intended to limit the scope of the present invention.
Different functional modules are called according to the user selection, i.e. hierarchical repair or current hierarchical repair.
When the current hierarchical restoration is selected, judging whether the current layout has write permission, if not, deleting the layout locking file to obtain the write permission, and according to the setting, restoring rectangle, path and the like in the layout, cutting edges which are not on the grid points, ensuring that the edges are on the grid point positions after the edges are cut, so as to eliminate grid point errors of the graph; repairing parameterized element PCELL and instance, wherein PCELL adopts a mode of integrally moving the current PCELL layout towards the upper right corner with the nearest relative position, so that the lattice point problem is eliminated; and the instance adopts a mode of integrally moving the current instance layout towards the lower left corner with the nearest relative position, so that the lattice point problem is eliminated. And after all rectangle, path, PCELL (parameterized element), instance and the like contained in the current hierarchy are repaired, automatically storing the current layout unit and exiting.
When hierarchical restoration is selected, a standard API (application program interface) externally provided by a cadence company is utilized to acquire the hierarchical calling relation of the current layout, a list is formed, and the information of the unit called at the bottom layer is at the end of the list. The repair is performed starting from the lowest cell in the list. Firstly, opening a layout unit, judging whether a file is locked, if so, deleting the locked file, obtaining writing authority, repairing rectangle, path and the like in the layout, cutting edges which are not on the grid points, and ensuring that the edges are on the grid point positions after cutting so as to eliminate grid point errors of the graph. Then repairing PCELL and instance which adopt a mode of integrally moving the current PCELL layout towards the upper right corner with the nearest relative position to eliminate the lattice point problem; and the instance adopts a mode of integrally moving the current instance layout towards the lower left corner with the nearest relative position, so that the lattice point problem is eliminated. After eliminating the lattice point problem, the current unit layout is automatically saved. And then, continuously traversing all units contained in the list, opening the layout one by one, and repairing the rectangle, path, PCELL (parameterized unit) and instance. And automatically storing the current layout unit and exiting the current layout unit until the layouts of all the units in the list are repaired, and finishing the hierarchical lattice point repairing work.
The method of the invention is the development of the extended functions based on the Virtuoso software. Through the Skill program interface of the software, the basic function of the layout drawing software can be improved.
The implementation of the Skill program requires modification of part of the configuration files of the software to reach the necessary operating environment, thereby enabling fast switching at the metal level.
The method of the invention can be completed by the following technical scheme, and mainly comprises the following steps:
1. programming: programming a program which is based on the current common process in the industry and can realize on-line hierarchical layout grid point problem repair to form a program file program1; programming a program embedded in a Virtuoso software menu by a user-defined menu, wherein the program comprises a user input menu and a help menu, so that when the user input menu is clicked, a dialog box is popped up for parameter setting by the user, and when the help menu is clicked, a program parameter setting description exists to form a program file program2;
2. program configuration: the program file program1 is configured to the Virtuoso software environment, and when the Virtuoso software is started, the program is automatically loaded. Configuring a program file program2 to a Virtuoso software environment, and forming a menu in a layout;
3. program execution: the view is opened, and the user sets some parameters used by the program1 by inputting in the menu input field, so that the layout grid point problem can be quickly repaired on line. When the program2 program runs to form a help menu, the method and the requirement of specific parameter setting in the program can be understood and known.
The foregoing is merely a preferred embodiment of the present invention, and it should be noted that modifications and variations could be made by those skilled in the art without departing from the technical principles of the present invention, and such modifications and variations should also be regarded as being within the scope of the invention.
Claims (4)
1. A method for repairing the grid point problem of a domain in an online layering way is characterized in that,
according to the user selection of hierarchical restoration or current hierarchical restoration, different functional modules are called;
judging whether the current layout has write permission or not when the current hierarchical repair is carried out, and deleting the layout locking file if the current layout does not have write permission to obtain write permission;
repairing rectangle and path in the layout, cutting edges which are not at the grid points, and enabling the cut edges to be at the grid point positions;
repairing the parameterized unit PCELL and the instance;
after all rectangle, path, PCELL, instance contained in the current hierarchy are repaired, automatically storing the current layout unit and exiting;
when hierarchical restoration is carried out, acquiring a hierarchical calling relation of the current layout by using an API function, forming a list, and restoring from a unit at the bottommost layer in the list;
opening a layout unit, judging whether a layout file is locked, and if the file is locked, deleting the locked layout file to obtain write permission;
repairing rectangle, path in the layout, and cutting edges which are not at the grid points, so that the cut edges are at the grid point positions; repairing the PCELL and the instance;
automatically storing the current unit layout;
and continuing traversing all units contained in the list, opening the layout one by one, repeating the steps to repair rectangle, path, PCELL and instance until the layout of all units in the list is repaired, automatically storing the current layout unit and exiting.
2. A method of on-line hierarchical repair of layout lattice problems according to claim 1, wherein the information of the lowest calling element in the list is at the end of the list.
3. The method for on-line hierarchical repair of layout lattice point problems according to claim 1, wherein when repairing the PCELL, a mode of integrally moving the current PCELL layout towards the upper right corner with the nearest relative position is adopted.
4. The method for on-line hierarchical repair of layout lattice point problems according to claim 1, wherein the method for repairing instance is a method of integrally moving the current instance layout towards the lower left corner with the nearest relative position.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810978668.1A CN109271677B (en) | 2018-08-27 | 2018-08-27 | Method for repairing layout grid point problem in online layering manner |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810978668.1A CN109271677B (en) | 2018-08-27 | 2018-08-27 | Method for repairing layout grid point problem in online layering manner |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109271677A CN109271677A (en) | 2019-01-25 |
| CN109271677B true CN109271677B (en) | 2023-04-21 |
Family
ID=65154472
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810978668.1A Active CN109271677B (en) | 2018-08-27 | 2018-08-27 | Method for repairing layout grid point problem in online layering manner |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109271677B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10885256B1 (en) | 2020-02-04 | 2021-01-05 | Hong Kong Applied Science and Technology Research Institute Company, Limited | Method and system for integrated circuit (IC) layout migration integrated with layout expertise |
| CN113168494B (en) * | 2020-02-04 | 2023-08-04 | 香港应用科技研究院有限公司 | Method and system for integrated circuit (IC) layout migration integrating professional layout design experience |
| CN111460755B (en) * | 2020-04-27 | 2022-12-23 | 中国兵器工业集团第二一四研究所苏州研发中心 | Method for generating any angle graph in IC layout design |
| CN114611452B (en) * | 2022-03-22 | 2024-07-02 | 成都华大九天科技有限公司 | Method for automatically generating Sub Cell in layout based on circuit schematic diagram |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8046730B1 (en) * | 2008-08-11 | 2011-10-25 | Cadence Design Systems, Inc. | Systems and methods of editing cells of an electronic circuit design |
| CN102318352A (en) * | 2009-02-17 | 2012-01-11 | 皇家飞利浦电子股份有限公司 | Combination 3D rendering and graph data |
| CN102831268A (en) * | 2012-08-16 | 2012-12-19 | 复旦大学 | Fast generating method of user-customizable PLD (programmable logic device) layouts |
| CN104102385A (en) * | 2014-07-22 | 2014-10-15 | 苏州佳世达电通有限公司 | Mobile terminal and touch method thereof |
| CN104412327A (en) * | 2013-01-02 | 2015-03-11 | 默思股份有限公司 | Built in self-testing and repair device and method |
| CN104460226A (en) * | 2014-11-28 | 2015-03-25 | 上海华力微电子有限公司 | Automatic repair method of hot spots of photolithography technique |
| CN105095535A (en) * | 2014-05-04 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | DRC verifying method for parameterized unit in software development kit |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10275154B2 (en) * | 2014-11-05 | 2019-04-30 | Oracle International Corporation | Building memory layouts in software programs |
-
2018
- 2018-08-27 CN CN201810978668.1A patent/CN109271677B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8046730B1 (en) * | 2008-08-11 | 2011-10-25 | Cadence Design Systems, Inc. | Systems and methods of editing cells of an electronic circuit design |
| CN102318352A (en) * | 2009-02-17 | 2012-01-11 | 皇家飞利浦电子股份有限公司 | Combination 3D rendering and graph data |
| CN102831268A (en) * | 2012-08-16 | 2012-12-19 | 复旦大学 | Fast generating method of user-customizable PLD (programmable logic device) layouts |
| CN104412327A (en) * | 2013-01-02 | 2015-03-11 | 默思股份有限公司 | Built in self-testing and repair device and method |
| CN105095535A (en) * | 2014-05-04 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | DRC verifying method for parameterized unit in software development kit |
| CN104102385A (en) * | 2014-07-22 | 2014-10-15 | 苏州佳世达电通有限公司 | Mobile terminal and touch method thereof |
| CN104460226A (en) * | 2014-11-28 | 2015-03-25 | 上海华力微电子有限公司 | Automatic repair method of hot spots of photolithography technique |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109271677A (en) | 2019-01-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109271677B (en) | Method for repairing layout grid point problem in online layering manner | |
| US9141746B1 (en) | System and method to drag instance master physical shell | |
| US7921390B2 (en) | Method and system for creating, viewing, editing, and sharing output from a design checking system | |
| US8640079B2 (en) | Method and system for searching and replacing graphical objects of a design | |
| US10254113B2 (en) | Inspection program editing environment providing user defined collision avoidance volumes | |
| US8719745B2 (en) | Method and system for automatically establishing hierarchical parameterized cell (PCELL) debugging environment | |
| US20100205575A1 (en) | Methods, Systems, and Computer-Program Products for Item Selection and Positioning Suitable for High-Altitude and Context Sensitive Editing of Electrical Circuits | |
| NL2010546A (en) | Method and apparatus for automatically generating a test script for a graphical user interface. | |
| US20030090526A1 (en) | Analysis work support system | |
| JP2011517000A (en) | System and method for dividing a surface in a solid model | |
| US6920620B2 (en) | Method and system for creating test component layouts | |
| US8645902B1 (en) | Methods, systems, and computer program products for implementing interactive coloring of physical design components in a physical electronic design with multiple-patterning techniques awareness | |
| CN112597737B (en) | Method, system and readable storage medium for creating PCB test point identification | |
| JP2010282623A (en) | Process of updating status of relation between objects in system having computer-aided design of object | |
| CN110516333A (en) | Device layout methods, device, equipment and readable storage medium storing program for executing in a kind of PCB | |
| CN107818051B (en) | Test case jump analysis method and device and server | |
| CN114970413B (en) | Object-oriented parameterized unit design method | |
| CN103530436B (en) | Tooling layout drawing parameterization generation method based on AUTOCAD. NET API | |
| CN107220439A (en) | A kind of method for moving assembling layer word in PCB design in batches | |
| CN112732244B (en) | A drawing programming and table programming method for slotting machine based on new generation controller | |
| US11947877B2 (en) | Anti-constraint configuration and enforcement for computer-aided design (CAD) models | |
| CN112685980A (en) | Layout DRC violation comparison and positioning method | |
| CN103077284B (en) | Generic text template is utilized automatically to generate the method and system of auxiliary code file | |
| KR100984049B1 (en) | System for application business managementing and method therefor | |
| CN111339728A (en) | An inspection method and system for searching for power bottleneck based on Cadence Skill |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 233040 No.10 Caiyuan Road, Bengbu City, Anhui Province Patentee after: Anhui North Microelectronics Research Institute Group Co.,Ltd. Address before: 233040 No.10 Caiyuan Road, Bengbu City, Anhui Province Patentee before: NORTH ELECTRON RESEARCH INSTITUTE ANHUI Co.,Ltd. |