CN1088945C - Signal conditioning device with stable output - Google Patents
Signal conditioning device with stable output Download PDFInfo
- Publication number
- CN1088945C CN1088945C CN 97116957 CN97116957A CN1088945C CN 1088945 C CN1088945 C CN 1088945C CN 97116957 CN97116957 CN 97116957 CN 97116957 A CN97116957 A CN 97116957A CN 1088945 C CN1088945 C CN 1088945C
- Authority
- CN
- China
- Prior art keywords
- signal
- digital
- analog
- output
- comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000003750 conditioning effect Effects 0.000 title 1
- 230000000630 rising effect Effects 0.000 claims description 17
- 230000007423 decrease Effects 0.000 claims description 6
- 230000010355 oscillation Effects 0.000 abstract description 13
- 238000006243 chemical reaction Methods 0.000 abstract description 5
- 238000010586 diagram Methods 0.000 description 8
- 230000007547 defect Effects 0.000 description 2
- 238000006073 displacement reaction Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Images
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
Description
本发明涉及一种具有稳定输出的讯号调变装置,特别是一种运用于计数式模拟/数字转换器或轨迹式模拟/数字转换器中,使输出讯号稳定而不发生振荡的讯号调变装置。The present invention relates to a signal modulation device with stable output, especially a signal modulation device used in counting analog/digital converters or track analog/digital converters to stabilize the output signal without oscillation .
一般在使用模拟/数字转换器的讯号调变装置时,特别是对计数式或轨迹式的模拟/数字转换器而言,该转换器内部大多设有一比较器及一数字/模似转换器。图1所示为一常用的模拟/数字转换器,主要包括一比较器1、一上/下计数器2及一数字/模拟转换器3等,其中该比较器1的非反向输入端连接一输入模拟讯号(VIN),而反向输入端则连接该数字/模拟转换器3所输出的模拟讯号(VDAC),之后该比较器1再输出一上升/下降讯号(VCMP)而连接于上/下计数器2,该上/下计数器2另连接有时钟讯号(clock),可将上升/下降讯号(VCMP)加以计数而产生数字讯号输出,该数字讯号输出经D0、D1、D2、D3再与数字/模拟转换器3相连接。关于数字/模拟转换器3的电路请参阅图2,图2为常用阶梯式数字/模拟转换器,为一般计数式及轨迹式模拟/数字转换器中所广泛使用,该阶梯式数字/模拟转换器借由电阻R,2R所构成的电路,可将一数字讯号转换为模拟讯号(VDAC)输出,然而当该模拟讯号(VDAC)与比较器1的非反向输入端所连接的输入模拟讯号(VIN)的电平相接近时,则该上升/下降讯号(VCMP)会产生振荡现象,请参阅图3a与图3b,其所示为常用模拟讯号(VDAC)与输入模拟讯号(VIN)电平比较的讯号振荡示意图,图3a所示为模拟讯号(VDAC)于高电平时,而输入模拟讯号(VIN)系由低电平变为高电平的状态,如图3a与图3b中T1至T2时间区段,即表示由于输入模拟讯号(VIN)的高电平与模拟讯号(VDAC)的高电平相接近时(一般为±5mv-20mv范围内),使用得上升/下降讯号(VCMP)产生不稳定振荡输出现象。另图3b所示为模拟讯号(VDAC)于低电平时,而输入模拟讯号(VIN)系由高电平转变为低电平,由于该输入模拟讯号(VIN)的低电平与模拟讯号(VDAC)的低电平相接近(一般为±5mv-20mv范围内),使得上升/下降讯号(VCMP)产生不稳定的振荡现象。此二种讯号的振荡结果将造成讯号严重错误,使得上/下计数器无法计数,进而破坏整体电路的讯号转换,对转换器的电路影响极其深远。Generally, when a signal modulating device of an analog/digital converter is used, especially for a counting type or a track type analog/digital converter, a comparator and a digital/analog converter are mostly provided inside the converter. Figure 1 shows a commonly used analog/digital converter, which mainly includes a
有鉴于上述缺陷,本发明人乃以多年之研究经验加以潜心研究实验,提出一构思合理、创意极佳且能有效改善上述缺陷的本发明。进而言之,本发明的主要目的在于提供一种能消除输出振荡杂讯且具有稳定输出讯号的讯号调变装置,借由改变电路的反馈技术而达到稳定输出、提高讯号可靠度,以避免讯号振荡现象发生。In view of the above-mentioned defects, the present inventor has devoted himself to research and experiments based on many years of research experience, and proposed an invention with reasonable conception, excellent creativity and can effectively improve the above-mentioned defects. Furthermore, the main purpose of the present invention is to provide a signal modulation device capable of eliminating output oscillating noise and having a stable output signal, by changing the feedback technology of the circuit to achieve stable output and improve signal reliability, so as to avoid signal Oscillation occurs.
为使对本发明的目的、特征及功效有更进一步的了解,现结合附图对本发明的技术方案详细说明如后:In order to have a further understanding of the purpose, features and effects of the present invention, now in conjunction with the accompanying drawings the technical solutions of the present invention are described in detail as follows:
图1为常用的模拟/数字转换电路图。Figure 1 is a commonly used analog / digital conversion circuit diagram.
图2为常用的阶梯式数字/模拟转换器电路图。Figure 2 is a commonly used ladder digital / analog converter circuit diagram.
图3a、图3b为常用模拟讯号与输入模拟讯号的电平相比较时比较器输出讯号振荡示意图。3a and 3b are schematic diagrams of the output signal oscillation of the comparator when the common analog signal is compared with the level of the input analog signal.
图4为本发明实施例的电路图。Fig. 4 is a circuit diagram of an embodiment of the present invention.
图5a、图5b为本发明实施例比较讯号动作时对照图3a与图3b的输出讯号示意图。FIG. 5a and FIG. 5b are schematic diagrams of the output signal compared with FIG. 3a and FIG. 3b when comparing the signal operation according to the embodiment of the present invention.
请参阅图4,图4为本发明实施例的电路图,主要为一讯号调变装置10,该装置包括一比较器11、一反向器12、一数字/模拟转换器13及一上/下计数器14,其中该比较器11的非反向输入端连接一输入模拟讯号(VIN),而反向输入端则连接该数字/模拟转换器13所输出的模拟讯号(VDAC),该比较器11将两模拟讯号加以比较而产生一上升/下降讯号(VCMP),该上升/下降讯号(VCMP)为一状态讯号输出,可显示出下一个模拟讯号输入与上一个模拟讯号输入相互比较为增加或减少。该上升/下降讯号(VCMP)连接于上/下计数器14并配合时钟讯号加以计数而产生数字讯号输出,该数字讯号输出再连接于数字/模拟转换器13,该转换器主要为一阶梯式的数字/模拟转换器13,用以将数字讯号转变为模拟讯号(VDAC)而输出连接于比较器11的反向输入端。另一方面,该上升/下降讯号连接于该反向器12,该反向器12再连接于阶梯式数字/模拟转换器13中的阶梯式电路末端而为一电路反馈的连接方式,借由此电路的反馈方式即可消除上升/下降讯号(VCMP)的讯号振荡现象,意即当模拟讯号(VDAC)于高电平状态,而输入模拟讯号(VIN)系由低电平转换为高电平且两讯号之高电平相接近时,由于该上升/下降讯号(VCMP)经由反向器12将上升/下降讯号(VCMP)加以反向而反馈连接于数字/模拟转换器13的阶梯电路中之末端做讯号补偿,而可确保比较器11所输出的上升/下降讯号(VCMP)为一稳定值,避免讯号振荡现象发生。Please refer to Fig. 4, Fig. 4 is the circuit diagram of the embodiment of the present invention, mainly is a
请参阅图5a与图5b,其为本发明实施例比较讯号动作时对照图3的输出讯号示意图,其中图5a为上升/下降讯号(VCMP)由高电平转变为低电平,而模拟讯号(VDAC)的高电平与输入模拟讯号(VIN)相接近时,借由本发明的实施,使得该模拟讯号(VDAC)产生一向下之位移电压(Vof),可避免该上升/下降讯号(VCMP)产生振荡而不稳定。图5b为上升/下降讯号(VCMP)由低电平转变为高电平,而模拟讯号(VDAC)之高电平与输入模拟讯号(VIN)相接近时,可由本发明之实施,使得该模拟讯号(VDAC)产生一向上之位移电压(Vof),可避免该上升/下降讯号(VCMP)发生振荡而不稳定。Please refer to Fig. 5a and Fig. 5b, which are the schematic diagrams of the output signal compared with Fig. 3 when comparing the signal action of the embodiment of the present invention, wherein Fig. 5a shows that the rise/fall signal (V CMP ) changes from high level to low level, and the analog When the high level of the signal (V DAC ) is close to the input analog signal (V IN ), the implementation of the present invention makes the analog signal (V DAC ) generate a downward displacement voltage (V of ), which can avoid the rise The /falling signal (V CMP ) oscillates and becomes unstable. Figure 5b shows that the rise/fall signal (V CMP ) changes from low level to high level, and the high level of the analog signal (V DAC ) is close to the input analog signal (V IN ), which can be implemented by the present invention. Making the analog signal (V DAC ) generate an upward displacement voltage (V of ), which can prevent the rising/falling signal (V CMP ) from oscillating and becoming unstable.
本发明的实施例经由改变电路反馈的方式而能有效地解决一般讯号调变装置会产生讯号振荡的现象,尤其当使用计数式模拟/数字转换器亦或轨迹式模拟/数字转换器等,更能显示出本发明的实施例改善常用装置的缺陷之功效。比较图3a、图3b与图5a、图5b,可明显观察出本发明已有效避免比较器输出讯号的不稳定状态,本发明讯号调变装置的实施例不仅能消除讯号振荡现象,且电路所增加的成本不多,并不会造成因电路改变而成本大量增加的负担。The embodiments of the present invention can effectively solve the phenomenon of signal oscillation in general signal modulation devices by changing the way of circuit feedback, especially when using counting analog/digital converters or track analog/digital converters, etc. It can be shown that embodiments of the present invention ameliorate the disadvantages of conventional devices. Comparing Fig. 3a, Fig. 3b with Fig. 5a, Fig. 5b, it can be clearly observed that the present invention has effectively avoided the unstable state of the output signal of the comparator, and the embodiment of the signal modulation device of the present invention can not only eliminate the signal oscillation phenomenon, but also The increased cost is not much, and does not cause the burden of a large cost increase due to circuit changes.
综上所述,本发明的电路设计不复杂、繁琐,而整体电路运作设想却深富实施的具体性,为目前市面上所未见。To sum up, the circuit design of the present invention is not complicated and cumbersome, but the overall circuit operation concept is rich in implementation specificity, which is unprecedented in the market.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 97116957 CN1088945C (en) | 1997-09-29 | 1997-09-29 | Signal conditioning device with stable output |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 97116957 CN1088945C (en) | 1997-09-29 | 1997-09-29 | Signal conditioning device with stable output |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1213227A CN1213227A (en) | 1999-04-07 |
CN1088945C true CN1088945C (en) | 2002-08-07 |
Family
ID=5174232
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 97116957 Expired - Fee Related CN1088945C (en) | 1997-09-29 | 1997-09-29 | Signal conditioning device with stable output |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1088945C (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5040427B2 (en) * | 2007-05-11 | 2012-10-03 | ソニー株式会社 | DATA PROCESSING METHOD, DATA PROCESSING DEVICE, SOLID-STATE IMAGING DEVICE, IMAGING DEVICE, ELECTRONIC DEVICE |
-
1997
- 1997-09-29 CN CN 97116957 patent/CN1088945C/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN1213227A (en) | 1999-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1088945C (en) | Signal conditioning device with stable output | |
EP0676867A2 (en) | Method and apparatus for extending the resolution of a sigma-delta type analog to digital converter | |
JPH043132B2 (en) | ||
CN108055034B (en) | Asynchronous Gray code counter | |
CN221978909U (en) | A circuit for realizing maximum duty cycle limitation of pulse width modulation | |
JP3473012B2 (en) | ΣΔ AD converter | |
JP2994941B2 (en) | Pulse width modulation signal output circuit | |
JPH0528129U (en) | Double integration type A / D converter | |
JP2769777B2 (en) | Demodulation circuit of pulse width modulation signal to digital signal | |
CN221748365U (en) | A level conversion circuit | |
JPH0466133B2 (en) | ||
JPH043133B2 (en) | ||
JPS6365720A (en) | Dc-ac converter | |
KR940008696Y1 (en) | Wheel interface circuit of electrophonic musical instrument | |
KR900008479Y1 (en) | Circuit for driving printer head | |
JP2690154B2 (en) | 1,5 code modulation method | |
EP0058064A2 (en) | Digital-to-analog conversion apparatus | |
JPH0613888A (en) | Output circuit | |
JP2843563B2 (en) | Counter | |
CN118199371A (en) | Logic judgment circuit for detecting current | |
CN118795228A (en) | A PWM duty cycle measurement device | |
JPH1098385A (en) | A/d converter | |
JPS59152719A (en) | Pulse generation circuit | |
JPH04158632A (en) | Semiconductor integrated circuit | |
JPS58145221A (en) | Timing signal generating circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C53 | Correction of patent of invention or patent application | ||
COR | Change of bibliographic data |
Free format text: CORRECT: APPLICANT; FROM: HETAI SEMICONDUCTOR CO., LTD. TO: SHENGQUN SEMICONDUCTOR CO., LTD. |
|
CP03 | Change of name, title or address |
Address after: No. three, No. two, research road, Hsinchu Science Industrial Park, Taiwan Applicant after: Shengqun Semiconductor Co., Ltd. Address before: No. five, No. two, research road, Hsinchu Science Industrial Park, Taiwan Applicant before: Hetai Semiconductor Co., Ltd. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C19 | Lapse of patent right due to non-payment of the annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |