CN108828351A - A kind of highly reliable chip protective device self-checking circuit - Google Patents
A kind of highly reliable chip protective device self-checking circuit Download PDFInfo
- Publication number
- CN108828351A CN108828351A CN201810476886.5A CN201810476886A CN108828351A CN 108828351 A CN108828351 A CN 108828351A CN 201810476886 A CN201810476886 A CN 201810476886A CN 108828351 A CN108828351 A CN 108828351A
- Authority
- CN
- China
- Prior art keywords
- self
- core
- test
- protection
- communication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001681 protective effect Effects 0.000 title claims 12
- 238000012360 testing method Methods 0.000 claims abstract description 101
- 238000004891 communication Methods 0.000 claims abstract description 74
- 230000003993 interaction Effects 0.000 claims abstract description 10
- 238000000034 method Methods 0.000 claims description 5
- 230000002159 abnormal effect Effects 0.000 claims description 3
- 238000012544 monitoring process Methods 0.000 claims 3
- 230000011664 signaling Effects 0.000 claims 2
- 238000007689 inspection Methods 0.000 abstract description 32
- 230000006870 function Effects 0.000 abstract description 12
- 238000004088 simulation Methods 0.000 abstract description 4
- 230000002457 bidirectional effect Effects 0.000 description 6
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 238000011065 in-situ storage Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
本发明涉及集成电路技术领域,尤其涉及一种高可靠的芯片化保护装置自检电路。本发明是包括:保护核、通讯核以及自检逻辑;其中,保护核包含保护逻辑电路和保护用MCU核,通讯核包含通讯逻辑电路和通讯用MCU核;自检逻辑与通讯核通过通信核的调试接口进行连接;自检逻辑与保护核通过保护核的调试接口进行连接;通讯核生成的自检电气量通过通讯核的IO口输出;保护核与通讯核间通过共享内存的方式进行数据交互,通过中断信号和IO口进行控制交互;其余连接均为直线连接。本发明极大提升了保护装置的可靠性;实现对保护装置正常工作状态的高度模拟,提升自检功能的覆盖率;根据具体保护场景加载不同的故障模拟程序,提高保护装置的适用场景。
The invention relates to the technical field of integrated circuits, in particular to a highly reliable chip protection device self-test circuit. The present invention includes: a protection core, a communication core and a self-check logic; wherein, the protection core includes a protection logic circuit and a protection MCU core, and the communication core includes a communication logic circuit and a communication MCU core; the self-check logic and the communication core pass through the communication core The self-inspection logic and the protection core are connected through the debugging interface of the protection core; the self-inspection electric quantity generated by the communication core is output through the IO port of the communication core; the data between the protection core and the communication core is shared memory Interaction, control interaction through interrupt signal and IO port; other connections are straight-line connections. The invention greatly improves the reliability of the protection device; realizes a high degree of simulation of the normal working state of the protection device, improves the coverage of the self-inspection function; loads different fault simulation programs according to specific protection scenarios, and improves the applicable scenarios of the protection device.
Description
技术领域technical field
本发明涉及集成电路技术领域,尤其涉及一种高可靠的芯片化保护装置自检电路。The invention relates to the technical field of integrated circuits, in particular to a highly reliable chip protection device self-test circuit.
背景技术Background technique
目前,智能变电站相关技术取得了长足发展。电子式互感器、合并单元、智能终端等新设备大量应用,智能IED设备的布置方式由二次小室向户外柜、预制舱等就地化方式过渡,新技术、新设备的应用和安装方式的变化给二次专业带来了新的问题。常规继电保护中间传输节过多导致继电保护速动性指标降低;户外柜安装的二次设备防护等级低、故障率高。At present, the technology related to smart substation has made great progress. Electronic transformers, merging units, intelligent terminals and other new equipment are widely used. The layout of intelligent IED equipment is transitioning from secondary small rooms to outdoor cabinets and prefabricated cabins. The application of new technologies and new equipment and the installation methods The changes have created new problems for secondary majors. Too many intermediate transmission nodes in conventional relay protection lead to a decrease in the quickness index of relay protection; the secondary equipment installed in the outdoor cabinet has a low protection level and a high failure rate.
就地化小型化装置可以减少数据传输中间环节,进一步提升继电保护的速动性和可靠性;就地化装置基于航空插头实现了即插即用提升运维效率,并且减少屏体数量和建筑面积降低了全站的建设成本。当前,就地化线路保护仅实现单间隔保护功能,对于跨间隔的母线保护、变压器保护由于实现模式不同,对硬件的网络性能、同步性能、数据处理能力等提出了更高的要求,现有就地化线路保护的硬件无法满足上述要求。The on-site miniaturized device can reduce the intermediate links of data transmission and further improve the speed and reliability of relay protection; the on-site device realizes plug-and-play based on the aviation plug to improve the operation and maintenance efficiency, and reduces the number of screens and The construction area reduces the construction cost of the whole station. At present, in-situ line protection only realizes the single-bay protection function. Due to the different implementation modes of busbar protection and transformer protection across bays, higher requirements are put forward for hardware network performance, synchronization performance, and data processing capabilities. The hardware of in-situ line protection cannot meet the above requirements.
近年来,低功耗芯片集成技术、光纤通信技术等发展迅速,对继电保护专业而言既是机遇、亦是挑战。芯片技术的发展使集成电路性能大幅提升,芯片的处理能力比10年前提升了10倍以上,功耗降低了80%以上,保护装置硬件集成化就地化设计具备了物质基础。当前电力系统中90%以上的核心芯片依赖于进口,存在着成本高供货周期长的问题。因此,以就地化保护为契机,研制基于专用芯片的保护装置,可满足变电站线路、母线、主变等间隔就地化保护装置的性能需求,同时又推动专用芯片在电力系统的应用,带动国内芯片产业的发展。In recent years, low-power chip integration technology and optical fiber communication technology have developed rapidly, which is both an opportunity and a challenge for the relay protection profession. The development of chip technology has greatly improved the performance of integrated circuits. The processing capacity of the chip has increased by more than 10 times compared with 10 years ago, and the power consumption has been reduced by more than 80%. The integrated and localized design of the protection device hardware has a material basis. More than 90% of the core chips in the current power system rely on imports, and there is a problem of high cost and long delivery cycle. Therefore, taking the opportunity of in-situ protection, the development of protection devices based on special chips can meet the performance requirements of in-situ protection devices for substation lines, busbars, and main transformers, and at the same time promote the application of special chips in power systems, driving The development of the domestic chip industry.
保护装置用于实现对一次设备的保护,因此,其自身的可靠性要求很高。The protection device is used to realize the protection of the primary equipment, therefore, its own reliability requirement is very high.
基于此,本发明提出,基于芯片化保护装置的双核架构,设计了一种高可靠的芯片化保护装置,在保护装置初始化时利用通讯核对保护核进行自检,达到提升整体可靠性的目的。Based on this, the present invention proposes to design a highly reliable chip-based protection device based on the dual-core architecture of the chip-based protection device. When the protection device is initialized, the communication check is used to check the protection core for self-test, so as to improve the overall reliability.
发明内容Contents of the invention
针对上述现有技术存在的问题,本发明提出一种高可靠的芯片化保护装置自检电路,其目的是为了保证继电保护装置的可靠性。在芯片化继电保护装置中加入自检逻辑,继电保护装置在初始化时首先进行自检,自检不通过时发出告警,自检通过后才进入正常工作状态。Aiming at the above-mentioned problems in the prior art, the present invention proposes a highly reliable chip protection device self-test circuit, the purpose of which is to ensure the reliability of the relay protection device. Add self-inspection logic to the chip-based relay protection device. The relay protection device first performs a self-inspection when it is initialized, and sends an alarm when the self-inspection fails, and then enters the normal working state after the self-inspection passes.
为了实现上述发明目的,本发明是通过以下技术方案实现的:In order to achieve the above-mentioned purpose of the invention, the present invention is achieved through the following technical solutions:
一种高可靠的芯片化保护装置自检电路,包括:保护核、通讯核以及自检逻辑;其中,保护核包含保护逻辑电路和保护用MCU核,通讯核包含通讯逻辑电路和通讯用MCU核;自检逻辑与通讯核通过通信核的调试接口进行连接;自检逻辑与保护核通过保护核的调试接口进行连接;通讯核生成的自检电气量通过通讯核的IO口输出;保护核与通讯核间通过共享内存的方式进行数据交互,通过中断信号和IO口进行控制交互;其余连接均为直线连接。A highly reliable chip protection device self-test circuit, including: protection core, communication core and self-test logic; wherein, the protection core includes a protection logic circuit and a protection MCU core, and the communication core includes a communication logic circuit and a communication MCU core The self-test logic and the communication core are connected through the debugging interface of the communication core; the self-test logic and the protection core are connected through the debugging interface of the protection core; the self-test electric quantity generated by the communication core is output through the IO port of the communication core; the protection core and the Communication cores perform data interaction through shared memory, and control interaction through interrupt signals and IO ports; other connections are straight-line connections.
所述自检逻辑,控制自检状态和正常状态的切换、控制通讯核加载自检代码、监控保护核的输出状态并进行正确性判定、当保护核功能异常时发出报警信号。The self-inspection logic controls the switching between the self-inspection state and the normal state, controls the communication core to load the self-inspection code, monitors the output state of the protection core and performs correctness judgment, and sends an alarm signal when the function of the protection core is abnormal.
所述一种高可靠的芯片化保护装置自检电路的自检方法,包括如下步骤:The self-inspection method of the self-inspection circuit of a kind of highly reliable chip-based protection device comprises the following steps:
自检逻辑作为自检功能的主控单元,在每次上电需要启动自检功能时接管整个装置,置保护核、通讯核等单元处于指定状态;As the main control unit of the self-test function, the self-test logic takes over the entire device when the self-test function needs to be started every time the power is turned on, and puts the protection core, communication core and other units in the designated state;
自检逻辑切换保护核的输出,使保护信号仅输出给自检逻辑;The self-test logic switches the output of the protection core so that the protection signal is only output to the self-test logic;
自检逻辑切换保护核的输入,使其接收来自通讯核的自检电气量输入;The self-test logic switches the input of the protection core so that it can receive the self-test electrical quantity input from the communication core;
自检逻辑控制通讯核首先运行通讯核本身的自检程序,通过后开始运行自检信号生成代码,生成自检电气量,用于模拟正常信号和多种故障信号,自检信号生成代码应支持在线升级,根据故障发生的概率加载对应的信号生成代码;The self-test logic control communication core first runs the self-test program of the communication core itself, and then starts to run the self-test signal generation code after passing, and generates the self-test electrical quantity, which is used to simulate normal signals and various fault signals. The self-test signal generation code should support Online upgrade, load the corresponding signal generation code according to the probability of failure;
自检逻辑监控保护核的输出,若输出符合预期则自检通过,否则自检不通过;预期的输出信号由通讯核生成,匹配对应的自检电气量输入;The self-inspection logic monitors the output of the protection core. If the output meets expectations, the self-inspection passes, otherwise the self-inspection fails; the expected output signal is generated by the communication core and matches the corresponding self-inspection electrical quantity input;
自检通过则上报正常并自动退出自检状态:使保护核和通讯核处于初始状态并切换保护核的输入信号及输出信号至正常工作模式;自检不通过则上报异常并进入等待状态;上报功能由通讯核在自检逻辑控制下完成。If the self-test passes, it will report normal and automatically exit the self-test state: make the protection core and communication core in the initial state and switch the input signal and output signal of the protection core to the normal working mode; if the self-test fails, report an exception and enter the waiting state; report The function is completed by the communication core under the control of self-test logic.
所述自检逻辑,其与保护核间的双向信号,用于控制保护核处于指定状态并对保护核的运行状态进行监控。The self-test logic, the bidirectional signal between it and the protection core, is used to control the protection core to be in a specified state and monitor the running state of the protection core.
所述自检逻辑,其与通讯核间的双向信号,用于控制通讯核处于指定状态并对通讯核的运行状态进行监控。The self-inspection logic, the bidirectional signal between it and the communication core, is used to control the communication core to be in a specified state and monitor the running state of the communication core.
所述自检逻辑,其与保护核输出模块间的单向控制信号,用于切换保护核的输出信号;自检逻辑与保护核输入模块件的控制信号用于切换保护核的输入信号。The self-inspection logic and the one-way control signal between the protection core output module are used to switch the output signal of the protection core; the self-inspection logic and the control signal of the protection core input module are used to switch the input signal of the protection core.
所述保护核,其输入信号来自外部电气量输入及通讯核的自检输出信号。The input signal of the protection core comes from the external electrical quantity input and the self-test output signal of the communication core.
所述自检逻辑,其输入信号来自自检状态的保护核。The input signal of the self-test logic comes from the protection core in the self-test state.
所述保护核,其输出信号是正常工作模式及自检模式时的保护动作输出。The output signal of the protection core is the output of the protection action in the normal operation mode and the self-test mode.
所述通讯核,其自检输出信号,自检状态下模拟外部的电气量。The communication core has a self-test output signal, which simulates an external electrical quantity in a self-test state.
本发明具有以下优点和有益效果:The present invention has the following advantages and beneficial effects:
本发明设计了内建自检电路,极大的提升了保护装置的可靠性;充分利用了双核结构的特点,实现了对保护装置正常工作状态的高度模拟,提升了自检功能的覆盖率;本发明还利用通讯核可编程的特点,可根据具体的保护场景加载不同的故障模拟程序,提高了保护装置的适用场景。The invention designs a built-in self-inspection circuit, which greatly improves the reliability of the protection device; fully utilizes the characteristics of the dual-core structure, realizes a high degree of simulation of the normal working state of the protection device, and improves the coverage of the self-inspection function; The present invention also utilizes the programmable feature of the communication core to load different fault simulation programs according to specific protection scenarios, thereby improving the applicable scenarios of the protection device.
下面结合附图,对本发明的具体实施方式进行详细描述,但应当理解本发明的保护范围并不受具体实施方式的限制。The specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings, but it should be understood that the protection scope of the present invention is not limited by the specific embodiments.
附图说明Description of drawings
包括在说明书中 并且构成说明书的一部分的附图与说明书一起示出了本发明的示例性实施例、特征和方面,并且用于解释本发明的原理。The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate exemplary embodiments, features, and aspects of the invention and together with the description, serve to explain the principles of the invention.
图1是本发明实施例提供的一种高可靠的芯片化保护装置自检电路的结构示意图。FIG. 1 is a schematic structural diagram of a highly reliable chip-based protection device self-test circuit provided by an embodiment of the present invention.
图中:自检逻辑与保护核间的双向信号(1),自检逻辑与通讯核间的双向信号(2),自检逻辑与保护核输出模块间的单向控制信号(3),保护核的输入信号(4),自检逻辑的输入信号(5),保护核的输出信号(6),通讯核的自检输出信号(7),自检逻辑与保护核输入模块件的控制信号(8),外部电气量输入(9),保护装置的控制信号输出(10)。In the figure: bidirectional signal between self-test logic and protection core (1), bidirectional signal between self-test logic and communication core (2), unidirectional control signal between self-test logic and protection core output module (3), protection Core input signal (4), self-test logic input signal (5), protection core output signal (6), communication core self-test output signal (7), self-test logic and protection core input module control signal (8), external electrical quantity input (9), control signal output of the protection device (10).
具体实施方式Detailed ways
为使本发明实施例的目的、技术方案和优点更加清楚,下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。除非另有其它明确表示,否则在整个说明书和权利要求书中,术语“包括”或其变换如“包含”或“包括有”等等将被理解为包括所陈述的元件或组成部分,而并未排除其它元件或其它组成部分。In order to make the purpose, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments It is a part of embodiments of the present invention, but not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention. Unless expressly stated otherwise, throughout the specification and claims, the term "comprise" or variations thereof such as "includes" or "includes" and the like will be understood to include the stated elements or constituents, and not Other elements or other components are not excluded.
在这里专用的词“示例性”意为“用作例子、实施例或说明性”。这里作为“示例性”所说明的任何实施例不必解释为优于或好于其它实施例。The word "exemplary" is used exclusively herein to mean "serving as an example, embodiment, or illustration." Any embodiment described herein as "exemplary" is not necessarily to be construed as superior or better than other embodiments.
另外,为了更好的说明本发明,在下文的具体实施方式中给出了众多的具体细节。本领域技术人员应当理解,没有某些具体细节,本发明同样可以实施。在一些实例中,对于本领域技术人员熟知的方法、手段、元件未作详细描述,以便于凸显本发明的主旨。In addition, in order to better illustrate the present invention, numerous specific details are given in the specific embodiments below. It will be understood by those skilled in the art that the present invention may be practiced without certain of the specific details. In some instances, methods, means, and elements well known to those skilled in the art are not described in detail in order to highlight the gist of the present invention.
本发明是一种高可靠的芯片化保护装置自检电路,如图1所示,图1是本发明高可靠的芯片化保护装置自检电路的示意图。图中,实线是芯片化保护装置正常工作时的交互信号,虚线是芯片化保护装置自检时额外增加的交互信号。该电路包括:保护核、通讯核以及自检逻辑。其中,保护核包含保护逻辑电路和保护用MCU核,通讯核包含通讯逻辑电路和通讯用MCU核。The present invention is a highly reliable chip-based protection device self-test circuit, as shown in FIG. 1 , which is a schematic diagram of the highly reliable chip-based protection device self-test circuit of the present invention. In the figure, the solid line is the interaction signal when the chip protection device is working normally, and the dotted line is the additional interaction signal when the chip protection device is self-testing. The circuit includes: protection core, communication core and self-test logic. Wherein, the protection core includes a protection logic circuit and a protection MCU core, and the communication core includes a communication logic circuit and a communication MCU core.
自检逻辑与通讯核通过通信核的调试接口进行连接;自检逻辑与保护核通过保护核的调试接口进行连接;通讯核生成的自检电气量通过通讯核的IO口输出;保护核与通讯核间通过共享内存的方式进行数据交互,通过中断信号和IO口进行控制交互;其余连接均为直线连接。The self-inspection logic and the communication core are connected through the debugging interface of the communication core; the self-inspection logic and the protection core are connected through the debugging interface of the protection core; the self-inspection electric quantity generated by the communication core is output through the IO port of the communication core; the protection core and the communication Data interaction between cores is performed through shared memory, and control interaction is performed through interrupt signals and IO ports; other connections are straight-line connections.
所述自检逻辑,控制自检状态和正常状态的切换、控制通讯核加载自检代码、监控保护核的输出状态并进行正确性判定、当保护核功能异常时发出报警信号。The self-inspection logic controls the switching between the self-inspection state and the normal state, controls the communication core to load the self-inspection code, monitors the output state of the protection core and performs correctness judgment, and sends an alarm signal when the function of the protection core is abnormal.
图1中各功能模块之间的接口信号说明如下:The interface signals between the functional modules in Figure 1 are described as follows:
自检逻辑与保护核间的双向信号(1),用于控制保护核处于指定状态并对保护核的运行状态进行监控;The bidirectional signal (1) between the self-test logic and the protection core is used to control the protection core to be in a specified state and monitor the operating state of the protection core;
自检逻辑与通讯核间的双向信号(2),用于控制通讯核处于指定状态并对通讯核的运行状态进行监控;The bidirectional signal (2) between the self-test logic and the communication core is used to control the communication core to be in a specified state and monitor the operation status of the communication core;
自检逻辑与保护核输出模块间的单向控制信号(3),用于切换保护核的输出信号;The one-way control signal (3) between the self-test logic and the protection core output module is used to switch the output signal of the protection core;
保护核的输入信号(4),来自外部电气量输入(9)及通讯核的自检输出信号(7);通讯核的自检输出信号(7),自检状态下模拟外部的电气量;The input signal (4) of the protection core comes from the external electrical quantity input (9) and the self-inspection output signal (7) of the communication core; the self-inspection output signal (7) of the communication core simulates the external electrical quantity in the self-inspection state;
自检逻辑的输入信号(5),来自自检状态的保护核;The input signal (5) of the self-test logic comes from the protection core of the self-test state;
保护核的输出信号(6),正常工作模式及自检模式时的保护动作输出;通过保护装置的控制信号输出(10)输出。The output signal (6) of the protection core, the protection action output in the normal working mode and the self-test mode; the output through the control signal output (10) of the protection device.
自检逻辑与保护核输入模块件的控制信号(8),用于切换保护核的输入信号。The control signal (8) of the self-test logic and protection core input module is used to switch the input signal of the protection core.
本发明高可靠的芯片化保护装置自检电路的自检功能具体包括如下步骤:The self-inspection function of the self-inspection circuit of the highly reliable chip protection device of the present invention specifically includes the following steps:
自检逻辑作为自检功能的主控单元,在每次上电需要启动自检功能时接管整个装置,置保护核、通讯核等单元处于指定状态;As the main control unit of the self-test function, the self-test logic takes over the entire device when the self-test function needs to be started every time the power is turned on, and puts the protection core, communication core and other units in the designated state;
自检逻辑切换保护核的输出,使保护信号仅输出给自检逻辑;The self-test logic switches the output of the protection core so that the protection signal is only output to the self-test logic;
自检逻辑切换保护核的输入,使其接收来自通讯核的自检电气量输入;The self-test logic switches the input of the protection core so that it can receive the self-test electrical quantity input from the communication core;
自检逻辑控制通讯核首先运行通讯核本身的自检程序,通过后开始运行自检信号生成代码,生成自检电气量,用于模拟正常信号和多种故障信号,自检信号生成代码应支持在线升级,可根据故障发生的概率加载对应的信号生成代码。The self-test logic control communication core first runs the self-test program of the communication core itself, and then starts to run the self-test signal generation code after passing, and generates the self-test electrical quantity, which is used to simulate normal signals and various fault signals. The self-test signal generation code should support Online upgrade, the corresponding signal generation code can be loaded according to the probability of failure occurrence.
自检逻辑监控保护核的输出,若输出符合预期则自检通过,否则自检不通过。预期的输出信号由通讯核生成,匹配对应的自检电气量输入;The self-test logic monitors the output of the protection core. If the output meets expectations, the self-test passes, otherwise the self-test fails. The expected output signal is generated by the communication core and matches the corresponding self-test electrical quantity input;
自检通过则上报正常并自动退出自检状态:使保护核和通讯核处于初始状态并切换保护核的输入信号及输出信号至正常工作模式;自检不通过则上报异常并进入等待状态;上报功能由通讯核在自检逻辑控制下完成。If the self-test passes, it will report normal and automatically exit the self-test state: make the protection core and communication core in the initial state and switch the input signal and output signal of the protection core to the normal working mode; if the self-test fails, report an exception and enter the waiting state; report The function is completed by the communication core under the control of self-test logic.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810476886.5A CN108828351A (en) | 2018-05-18 | 2018-05-18 | A kind of highly reliable chip protective device self-checking circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810476886.5A CN108828351A (en) | 2018-05-18 | 2018-05-18 | A kind of highly reliable chip protective device self-checking circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CN108828351A true CN108828351A (en) | 2018-11-16 |
Family
ID=64148286
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810476886.5A Pending CN108828351A (en) | 2018-05-18 | 2018-05-18 | A kind of highly reliable chip protective device self-checking circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108828351A (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102315621A (en) * | 2010-07-06 | 2012-01-11 | 益而益(集团)有限公司 | Electric wire connection protecting device with self-checking function |
CN102646065A (en) * | 2012-02-29 | 2012-08-22 | 京信通信系统(中国)有限公司 | Equipment power-on detection method and device with protection function |
CN103401214A (en) * | 2013-07-17 | 2013-11-20 | 温州市万盛电器有限公司 | Electric leakage detection protection circuit with timing self-checking function |
US20160364308A1 (en) * | 2015-06-12 | 2016-12-15 | Vedvyas Shanbhogue | Providing autonomous self-testing of a processor |
CN106597941A (en) * | 2016-12-15 | 2017-04-26 | 哈尔滨工业大学 | Dual-processor redundant data acquisition and control system with self-detection function |
US20180083436A1 (en) * | 2016-09-19 | 2018-03-22 | Ze Chen | Hybrid arc / ground fault circuit interrupter and methods of operation thereof |
-
2018
- 2018-05-18 CN CN201810476886.5A patent/CN108828351A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102315621A (en) * | 2010-07-06 | 2012-01-11 | 益而益(集团)有限公司 | Electric wire connection protecting device with self-checking function |
CN102646065A (en) * | 2012-02-29 | 2012-08-22 | 京信通信系统(中国)有限公司 | Equipment power-on detection method and device with protection function |
CN103401214A (en) * | 2013-07-17 | 2013-11-20 | 温州市万盛电器有限公司 | Electric leakage detection protection circuit with timing self-checking function |
US20160364308A1 (en) * | 2015-06-12 | 2016-12-15 | Vedvyas Shanbhogue | Providing autonomous self-testing of a processor |
US20180083436A1 (en) * | 2016-09-19 | 2018-03-22 | Ze Chen | Hybrid arc / ground fault circuit interrupter and methods of operation thereof |
CN106597941A (en) * | 2016-12-15 | 2017-04-26 | 哈尔滨工业大学 | Dual-processor redundant data acquisition and control system with self-detection function |
Non-Patent Citations (1)
Title |
---|
夏美文: "基于双MCU 的多通道信号检测模块", 《兵工自动化》 * |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107463456A (en) | A kind of system and method for lifting double netcard NCSI management system switching efficiencies | |
CN103473167B (en) | The fault display method of server and device | |
CN106933094A (en) | A kind of pair of airborne flight control computer of remaining | |
CN104890701A (en) | Railway station communication linkage system | |
CN112714173B (en) | Platform door controller cloud platform system and control method | |
CN101378267A (en) | Primary and secondary switching device, and switching method using the same | |
CN101710376A (en) | Hardware platform of safe computer 2-out-of-3 voting method | |
CN100382040C (en) | A Redundancy Method for Navigation, Guidance and Control System of Micro-aircraft | |
CN202042898U (en) | A program-controlled bypass protection circuit for network equipment | |
CN102768561A (en) | Design method for twinbridge piece mainboard redundancy | |
KR100398381B1 (en) | Dual optical communication network for class 1e reactor protection systems | |
CN110096291A (en) | Power management chip upgrades circuit, method and the network equipment | |
CN102769337B (en) | A kind of protection measurement and control integration device | |
CN108828351A (en) | A kind of highly reliable chip protective device self-checking circuit | |
CN101714776B (en) | 10KV station electric control system of convertor station adopting selecting 2 from 3 logic | |
CN213987194U (en) | Railway disaster prevention terminal | |
CN116089176A (en) | Hot standby dual-redundancy computer control system for AUV | |
CN212515798U (en) | Arrow-mounted full-triple-modular redundancy computer system architecture | |
CN109426236A (en) | A kind of chaser jumps heaping equipment analysis model method for building up and system | |
CN108279763A (en) | A kind of high-reliability server board power-supply system | |
CN107291206A (en) | A kind of interconnection architecture of mainboard and BBU | |
CN202957650U (en) | Double-channel power supply module | |
CN114488897A (en) | Functional security chip and working method thereof | |
CN203104497U (en) | Digital relay protection testing device | |
US10991235B2 (en) | Fire-prevention control unit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20181116 |
|
RJ01 | Rejection of invention patent application after publication |