CN108735607A - Manufacturing method of groove MOSFET device based on microwave plasma oxidation - Google Patents
Manufacturing method of groove MOSFET device based on microwave plasma oxidation Download PDFInfo
- Publication number
- CN108735607A CN108735607A CN201810521159.6A CN201810521159A CN108735607A CN 108735607 A CN108735607 A CN 108735607A CN 201810521159 A CN201810521159 A CN 201810521159A CN 108735607 A CN108735607 A CN 108735607A
- Authority
- CN
- China
- Prior art keywords
- oxygen
- plasma
- manufacturing
- oxidation
- silicon carbide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000007254 oxidation reaction Methods 0.000 title claims abstract description 59
- 230000003647 oxidation Effects 0.000 title claims abstract description 57
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 17
- 239000001301 oxygen Substances 0.000 claims abstract description 55
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 55
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims abstract description 54
- 229910010271 silicon carbide Inorganic materials 0.000 claims abstract description 53
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 49
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 40
- 238000006243 chemical reaction Methods 0.000 claims abstract description 38
- 238000000034 method Methods 0.000 claims abstract description 30
- 239000007789 gas Substances 0.000 claims abstract description 19
- 239000000377 silicon dioxide Substances 0.000 claims abstract description 18
- 239000000758 substrate Substances 0.000 claims abstract description 8
- 238000005530 etching Methods 0.000 claims abstract description 7
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 claims description 8
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 6
- UGFAIRIUMAVXCW-UHFFFAOYSA-N Carbon monoxide Chemical compound [O+]#[C-] UGFAIRIUMAVXCW-UHFFFAOYSA-N 0.000 claims description 4
- 229910002091 carbon monoxide Inorganic materials 0.000 claims description 4
- 239000012299 nitrogen atmosphere Substances 0.000 claims description 4
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 229910052757 nitrogen Inorganic materials 0.000 claims description 2
- 239000008246 gaseous mixture Substances 0.000 claims 2
- 238000001816 cooling Methods 0.000 claims 1
- 238000010792 warming Methods 0.000 claims 1
- 235000012239 silicon dioxide Nutrition 0.000 abstract description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 1
- 238000003763 carbonization Methods 0.000 abstract 1
- 229910052710 silicon Inorganic materials 0.000 abstract 1
- 239000010703 silicon Substances 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 25
- 230000008569 process Effects 0.000 description 13
- -1 oxygen free radical Chemical class 0.000 description 8
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical group [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 7
- 230000007547 defect Effects 0.000 description 7
- 229910004298 SiO 2 Inorganic materials 0.000 description 6
- 229910052681 coesite Inorganic materials 0.000 description 6
- 229910052906 cristobalite Inorganic materials 0.000 description 6
- 229910052682 stishovite Inorganic materials 0.000 description 6
- 229910052905 tridymite Inorganic materials 0.000 description 6
- 229910052799 carbon Inorganic materials 0.000 description 5
- 230000008859 change Effects 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 4
- 238000005036 potential barrier Methods 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 229910001882 dioxygen Inorganic materials 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 230000000052 comparative effect Effects 0.000 description 2
- 230000007797 corrosion Effects 0.000 description 2
- 238000005260 corrosion Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 229910001873 dinitrogen Inorganic materials 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 150000003254 radicals Chemical class 0.000 description 2
- 239000012495 reaction gas Substances 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- 238000013022 venting Methods 0.000 description 2
- 235000017899 Spathodea campanulata Nutrition 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 239000012298 atmosphere Substances 0.000 description 1
- 150000001721 carbon Chemical class 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000005284 excitation Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000006897 homolysis reaction Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000002028 premature Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000009827 uniform distribution Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28211—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a gaseous ambient using an oxygen or a water vapour, e.g. RTO, possibly through a layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
- H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
- H10D62/8325—Silicon carbide
Landscapes
- Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Chemical & Material Sciences (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Formation Of Insulating Films (AREA)
Abstract
一种基于微波等离子体氧化的凹槽MOSFET器件的制造方法,包括:在凹槽栅刻蚀后,利用微波等离子体将凹槽栅表面的碳化硅氧化为二氧化硅,形成凹槽栅氧化层,其中形成凹槽栅氧化层的步骤包括:将进行凹槽栅刻蚀后的碳化硅衬底放置在微波等离子体发生装置中;通入含氧气体,产生氧等离子体;氧等离子体与碳化硅反应生成预定厚度的二氧化硅;停止通入含氧气体,反应结束;其中,氧等离子体与碳化硅的反应温度为500‑900℃,反应压力为400‑1000mTorr。本发明可以显著提高碳化硅的氧化效率,改善界面质量,形成均匀的栅介质层。
A method for manufacturing a grooved MOSFET device based on microwave plasma oxidation, comprising: after etching the grooved gate, using microwave plasma to oxidize silicon carbide on the surface of the grooved gate to silicon dioxide to form a grooved gate oxide layer , wherein the step of forming the grooved gate oxide layer includes: placing the silicon carbide substrate after the grooved gate is etched in a microwave plasma generating device; feeding oxygen-containing gas to generate oxygen plasma; oxygen plasma and carbonization Silicon reacts to form silicon dioxide with a predetermined thickness; stop feeding oxygen-containing gas, and the reaction ends; the reaction temperature between oxygen plasma and silicon carbide is 500-900°C, and the reaction pressure is 400-1000mTorr. The invention can significantly improve the oxidation efficiency of silicon carbide, improve the interface quality, and form a uniform gate dielectric layer.
Description
技术领域technical field
本发明属于半导体技术领域,具体涉及一种基于微波等离子体氧化的凹槽MOSFET器件的制造方法。The invention belongs to the technical field of semiconductors, and in particular relates to a method for manufacturing a groove MOSFET device based on microwave plasma oxidation.
背景技术Background technique
碳化硅(SiC)是第三代半导体-宽禁带半导体材料,具有禁带宽度大、临界击穿场强高、热导率高等优点,是制作高压、大功率半导体器件的理想材料,SiC电力电子器件是下一代高效电力电子器件技术的核心。SiC MOSFETs相比于Si MOSFETs导通电阻更小、开关电压更高、应用频率更高、温度性能更好,特别适用于功率开关应用。SiC MOSFET器件的集成制造工艺,特别是栅介质工艺,是当前研究的热点。Silicon carbide (SiC) is the third-generation semiconductor-wide bandgap semiconductor material. It has the advantages of large bandgap width, high critical breakdown field strength, and high thermal conductivity. It is an ideal material for making high-voltage and high-power semiconductor devices. SiC power Electronic devices are at the heart of next-generation high-efficiency power electronics technology. Compared with Si MOSFETs, SiC MOSFETs have smaller on-resistance, higher switching voltage, higher application frequency, and better temperature performance, and are especially suitable for power switching applications. The integrated manufacturing process of SiC MOSFET devices, especially the gate dielectric process, is a current research hotspot.
SiC是唯一能够热生长SiO2的化合物半导体,这就使得SiC可以实现所有Si MOS的器件结构。SiC的热氧化需要比Si更高的氧化温度,氧化温度高达1300℃。目前主流的SiC氧化工艺主要是采用电阻加热方式的氧化炉,主要原理是基于碳化硅与氧气分子的反应,但是这种与氧气分子氧化的方法,容易造成界面处残留碳簇、Si-O-C键、C的悬挂键和氧空位等缺陷,界面质量退化,导致迁移率降低,如图1所示。特别是在在这么高的温度下,界面除了氧化外,还会造成界面损伤,降低氧化效率。SiC is the only compound semiconductor that can thermally grow SiO2 , which makes SiC realize all Si MOS device structures. The thermal oxidation of SiC requires a higher oxidation temperature than Si, and the oxidation temperature is as high as 1300 °C. The current mainstream SiC oxidation process is mainly an oxidation furnace using resistance heating. The main principle is based on the reaction between silicon carbide and oxygen molecules. However, this method of oxidation with oxygen molecules is likely to cause residual carbon clusters and Si-OC bonds at the interface. , C dangling bonds and oxygen vacancies and other defects, the quality of the interface is degraded, resulting in a decrease in mobility, as shown in Figure 1. Especially at such a high temperature, in addition to oxidation, the interface will also cause interface damage and reduce oxidation efficiency.
近些年,研究人员提出一种在低温下利用等离子体氧化SiC的方法,在一定程度上改善了界面质量。然而该方法的氧化效率较低,尤其是在需要获得较厚的SiO2层的情况下,氧化时间较长,SiC和SiO2的界面处,SiC和SiO2仍会处于一种热力学平衡态,导致界面质量并不理想。In recent years, researchers have proposed a method of using plasma to oxidize SiC at low temperature, which improves the interface quality to a certain extent. However, the oxidation efficiency of this method is low, especially in the case of needing to obtain a thicker SiO2 layer, the oxidation time is longer, and at the interface of SiC and SiO2 , SiC and SiO2 will still be in a thermodynamic equilibrium state, As a result, the interface quality is not ideal.
另外,实验表明,碳化硅在不同晶向上的氧化速率差别很大,在Si面,与a轴垂直的平面的氧化速率甚至是与c轴垂直的平面的3-5倍。如果采用热氧化工艺形成UMOS结构的栅氧,将得到侧壁上的氧化层厚度是底部的3-5倍,如图2所示,这就使得器件在正向偏压下不能正常开启。In addition, experiments have shown that the oxidation rate of silicon carbide in different crystal orientations varies greatly. On the Si surface, the oxidation rate of the plane perpendicular to the a-axis is even 3-5 times that of the plane perpendicular to the c-axis. If a thermal oxidation process is used to form the gate oxide of the UMOS structure, the thickness of the oxide layer on the sidewall will be 3-5 times that of the bottom, as shown in Figure 2, which makes the device cannot be turned on normally under forward bias.
因为沟道是从侧壁上形成的纵向沟道,为了使器件正常开启,需要提供更高的栅压VG。但是,由于侧壁上热氧化生长的SiO2速率是底部氧化速率的数倍,这使得器件在栅压到达栅氧安全工作电压的最大值时,侧壁上沟道区由于栅压未达到阈值电压,器件不能开启,不能得到正向特性,继续增加栅压,底部栅氧稳定性会变坏,使得底部氧化层提前发生击穿,器件不能正常工作。因此形成低界面态、均匀栅氧层是制作凹槽MOSFET器件的关键。Because the channel is a vertical channel formed from the sidewall, in order to enable the device to be turned on normally, it is necessary to provide a higher gate voltage VG. However, since the rate of SiO 2 grown by thermal oxidation on the sidewall is several times that of the bottom oxidation rate, this makes the channel region on the sidewall fail to reach the threshold value when the gate voltage of the device reaches the maximum safe operating voltage of the gate oxide. Voltage, the device cannot be turned on, and the forward characteristics cannot be obtained. If the gate voltage continues to increase, the stability of the bottom gate oxide will deteriorate, causing the bottom oxide layer to break down in advance, and the device cannot work normally. Therefore, forming a low interface state and a uniform gate oxide layer is the key to fabricating trench MOSFET devices.
发明内容Contents of the invention
为了解决现有技术中存在的问题,本发明提出一种基于微波等离子体氧化的凹槽MOSFET器件的制造方法,可以形成低界面态、均匀的栅氧层。In order to solve the problems in the prior art, the present invention proposes a method for manufacturing a groove MOSFET device based on microwave plasma oxidation, which can form a low interface state and a uniform gate oxide layer.
为了达到上述目的,本发明采用以下技术方案:In order to achieve the above object, the present invention adopts the following technical solutions:
一种基于微波等离子体氧化的凹槽MOSFET器件的制造方法,包括:A method of manufacturing a groove MOSFET device based on microwave plasma oxidation, comprising:
在凹槽栅刻蚀后,利用微波等离子体将凹槽栅表面的碳化硅氧化为二氧化硅,形成凹槽栅氧化层,After the groove gate is etched, the silicon carbide on the surface of the groove gate is oxidized to silicon dioxide by microwave plasma to form a groove gate oxide layer,
其中形成凹槽栅氧化层的步骤包括:The step of forming the groove gate oxide layer includes:
将进行凹槽栅刻蚀后的碳化硅衬底放置在微波等离子体发生装置中;placing the silicon carbide substrate after groove gate etching in a microwave plasma generator;
通入含氧气体,产生氧等离子体;Introduce oxygen-containing gas to generate oxygen plasma;
氧等离子体与碳化硅反应生成预定厚度的二氧化硅;Oxygen plasma reacts with silicon carbide to form silicon dioxide of predetermined thickness;
停止通入含氧气体,反应结束;Stop feeding the oxygen-containing gas, and the reaction ends;
其中,氧等离子体与碳化硅的反应温度为500-900℃,反应压力为400-1000mTorr。Wherein, the reaction temperature between oxygen plasma and silicon carbide is 500-900° C., and the reaction pressure is 400-1000 mTorr.
优选地,氧等离子体以0.5-2℃/s的速度升温到所述反应温度。Preferably, the oxygen plasma is heated up to the reaction temperature at a rate of 0.5-2 °C/s.
优选地,所述微波等离子体发生装置的输入功率为800-2000W,微波频率为2.4-2.5GHz。Preferably, the input power of the microwave plasma generator is 800-2000W, and the microwave frequency is 2.4-2.5GHz.
优选地,等离子放电时间为400-1000s。Preferably, the plasma discharge time is 400-1000s.
优选地,所述含氧气体为纯氧、或者为氧气与惰性气体的混合气,所述混合气中氧气含量优选为30-99vol.%。Preferably, the oxygen-containing gas is pure oxygen, or a mixed gas of oxygen and inert gas, and the oxygen content in the mixed gas is preferably 30-99 vol.%.
优选地,生成的二氧化硅的厚度为1-60nm。Preferably, the silicon dioxide formed has a thickness of 1-60 nm.
优选地,所述方法还包括排出生成的一氧化碳的步骤。Preferably, the method further comprises the step of venting the carbon monoxide produced.
优选地,反应结束后通入氮气,在氮气氛围下冷却降温。Preferably, nitrogen gas is introduced after the reaction is completed, and the temperature is cooled under a nitrogen atmosphere.
与现有技术相比,本发明具有以下有益效果:Compared with the prior art, the present invention has the following beneficial effects:
本发明可以显著提高碳化硅的氧化效率,形成低损伤的表面,改善表面粗糙度,并降低界面处的炭残留,降低界面处的悬挂键,减少氧化硅中的电子缺陷,从而提高有效迁移率,特别是在高电场下的有效迁移率。The invention can significantly improve the oxidation efficiency of silicon carbide, form a low-damage surface, improve surface roughness, reduce carbon residue at the interface, reduce dangling bonds at the interface, and reduce electronic defects in silicon oxide, thereby increasing the effective mobility. , especially the effective mobility under high electric field.
本发明可形成均匀栅介质层,使侧壁上的氧化层厚度与底部氧化层厚度相当,在一定栅压下,可使器件正常开启,得到正常正向特性,防止底部栅氧化层提前击穿,发挥凹槽栅MOSFET器件的优势。The invention can form a uniform gate dielectric layer, so that the thickness of the oxide layer on the side wall is equivalent to the thickness of the bottom oxide layer. Under a certain gate voltage, the device can be turned on normally, and normal forward characteristics can be obtained, preventing premature breakdown of the bottom gate oxide layer. , to take advantage of the recessed gate MOSFET device.
附图说明Description of drawings
图1为SiC/SiO2界面缺陷示意图;Figure 1 is a schematic diagram of SiC/SiO 2 interface defects;
图2为常规热氧化工艺形成的凹槽MOSFET器件;Figure 2 is a groove MOSFET device formed by a conventional thermal oxidation process;
图3A为理想情况下热力学非平衡态的界面;Figure 3A is the interface of thermodynamic non-equilibrium under ideal conditions;
图3B为常规氧化条件下热力学平衡态的界面;Figure 3B is the interface of the thermodynamic equilibrium state under conventional oxidation conditions;
图4为SiC在不同氧化条件下的反应动力学势垒;Figure 4 shows the reaction kinetic barriers of SiC under different oxidation conditions;
图5为本发明实施例中凹槽MOSFET器件的制备流程图;Fig. 5 is the preparation flowchart of groove MOSFET device in the embodiment of the present invention;
图6为本发明实施例中的SiC/SiO2界面;Fig. 6 is the SiC/SiO 2 interface in the embodiment of the present invention;
图7为本发明实施例中的凹槽栅氧化层;FIG. 7 is a groove gate oxide layer in an embodiment of the present invention;
图8为本发明实施例和对比例中的界面态密度对比图。Fig. 8 is a comparison diagram of the interface state density in the examples of the present invention and the comparative examples.
具体实施方式Detailed ways
为使本发明的目的、技术方案和优点更加清楚明白,以下结合具体实施例,并参照附图,对本发明作进一步的详细说明。In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with specific embodiments and with reference to the accompanying drawings.
在SiC上进行氧化工艺形成SiO2时,理想的情况是获得热力学非平衡的界面,如图3A所示。然而在实际的常规氧化条件下,只能获得热力学平衡的界面,如图3B所示,这种情况下,容易产生碳残留,一方面造成栅介质漏电,另外一方面形成界面的散射中心,从而影响碳化硅的迁移率,进而导致器件的输出电流减小,并诱发可靠性问题。虽然低温等离子体氧化工艺可以一定程度上改善界面质量,但是由于氧化时间较长,实际上在SiC和SiO2的界面仍处于一种热力学平衡状态。When performing an oxidation process on SiC to form SiO2 , it is ideal to obtain a thermodynamically non-equilibrium interface, as shown in Figure 3A. However, under the actual conventional oxidation conditions, only a thermodynamically balanced interface can be obtained, as shown in Figure 3B. In this case, carbon residues are likely to be generated, which on the one hand causes gate dielectric leakage, and on the other hand forms the scattering center of the interface, thereby It affects the mobility of silicon carbide, which in turn leads to a decrease in the output current of the device and induces reliability problems. Although the low-temperature plasma oxidation process can improve the interface quality to a certain extent, the interface between SiC and SiO 2 is actually still in a state of thermodynamic equilibrium due to the long oxidation time.
发明人通过大量的试验研究发现,碳化硅氧化形成氧化硅的过程可看作是碳的反应扩散过程,在低温等离子体氧化条件下,由于反应过程持续时间较长,碳的反应扩散过程与等离子体的化学反应过程相当,在这种情况下,在SiC/SiO2界面在一定范围内仍会存在碳的梯度分布。虽然研究人员曾尝试在高温下进行碳化硅的等离子氧化,然而由于温度升高后,等离子氧化反应条件难于控制,导致SiC/SiO2界面质量并没有明显改善。The inventor has found through a large number of experimental studies that the process of silicon carbide oxidation to form silicon oxide can be regarded as the reaction diffusion process of carbon. The chemical reaction process of the body is equivalent. In this case, there will still be a gradient distribution of carbon at the SiC/SiO 2 interface within a certain range. Although researchers have tried to perform plasma oxidation of silicon carbide at high temperature, the quality of the SiC/SiO 2 interface has not been significantly improved due to the difficulty in controlling the plasma oxidation reaction conditions after the temperature rises.
为此,本发明提出了一种新的基于微波等离子体的碳化硅氧化方法,通过优化等离子氧化的条件,获得了更好的氧化效率,并显著提高了界面质量。本发明提出的一种基于微波等离子体的高效、低损的氧化工艺制造方法,是基于微波等离子方式,使氧气分子等离子体化氧自由基或者氧等离子,从而替代氧气分子与碳化硅表面反应,使对应的温度和表面氧气浓度降低,从而抑制C相关缺陷和SiC表面腐蚀坑的形成,减少表面损伤,获得比较平坦化的表面,从而提高MOSFET器件高温、高场下的载流子迁移率。For this reason, the present invention proposes a new silicon carbide oxidation method based on microwave plasma. By optimizing the conditions of plasma oxidation, better oxidation efficiency is obtained and interface quality is significantly improved. A high-efficiency and low-loss oxidation process manufacturing method based on microwave plasma proposed by the present invention is based on microwave plasma, which makes oxygen molecules plasma oxygen free radicals or oxygen plasma, thereby replacing oxygen molecules and reacting with the surface of silicon carbide. Reduce the corresponding temperature and surface oxygen concentration, thereby inhibiting the formation of C-related defects and corrosion pits on the SiC surface, reducing surface damage, and obtaining a relatively flat surface, thereby improving the carrier mobility of MOSFET devices under high temperature and high field.
本发明主要是通过在特定温度和压力范围内对分子氧进行电离,使它形成氧等离子体或者均裂形成的氧自由基。在本发明的氧化条件下,与氧分子相比,氧等离子体或氧自由基具有明显的化学活性,以及更小的尺寸。在发生界面氧化时,可以在获得氧化层的同时,由于它具有更小的尺寸,在扩散过程中并不需要和晶格发生更多的交互就可以在界面处将反应产生的碳残留氧化,形成易挥发的一氧化碳,在反应过程中将一氧化碳脱出。The present invention mainly ionizes molecular oxygen in a specific temperature and pressure range to make it form oxygen plasma or oxygen free radical formed by homolysis. Under the oxidation conditions of the present invention, oxygen plasma or oxygen radicals have significant chemical activity and smaller size compared to oxygen molecules. When the interface oxidation occurs, while obtaining the oxide layer, because it has a smaller size, it does not need to interact more with the lattice during the diffusion process to oxidize the carbon residue generated by the reaction at the interface, Volatile carbon monoxide is formed, which is removed during the reaction.
本发明同时利用了自由基或等离子体具有的原子热容,这个过程产生的热量不易在反应过程中释放,只能通过辐射的形式逸散掉,所以有效的节约了反应的能量损耗,并且在这个过程中,非逸散性的这种反应能量全部都转化为了化学键的供应,从而不会导致碳的残留。The present invention utilizes the atomic heat capacity of free radicals or plasma at the same time. The heat generated in this process is not easy to be released during the reaction process, and can only be dissipated in the form of radiation, so the energy loss of the reaction is effectively saved, and in In this process, the non-dissipative reaction energy is all converted into the supply of chemical bonds, so that no carbon remains.
如图4所示,本发明通过优化调整通入气体含量,反应腔室气压、等离子体升温速率等反应条件,改变原子氧和分子氧的比例,使原子氧的比例远远大于分子氧的比例,从而调节反应动力学的势垒,调节反应压力改变动力学势垒,通过改变反应动力学势垒进而改变界面处的微结构。这里的微结构包括原子的表面成键情况,氧化物中的缺陷数量,以及表面的粗糙度。氧化物的表面的成键,将影响到库伦散射中心,从而影响到沟道中的低场的载流子迁移率,并影响到MOS场效应晶体管的亚阈值摆幅。第二动力学势垒的改变可以改变界面,转移成中原子的分平均分配,分配越均匀将有助于降低沟道中的声子散射,从而改变中电场状态下迁移率。As shown in Fig. 4, the present invention changes the ratio of atomic oxygen and molecular oxygen by optimizing and adjusting the reaction conditions such as the content of the incoming gas, the pressure of the reaction chamber, and the heating rate of the plasma, so that the ratio of atomic oxygen is far greater than the ratio of molecular oxygen , so as to adjust the potential barrier of reaction kinetics, adjust the reaction pressure to change the kinetic potential barrier, and then change the microstructure at the interface by changing the reaction kinetic potential barrier. The microstructure here includes the surface bonding of atoms, the number of defects in the oxide, and the roughness of the surface. The bonding on the surface of the oxide will affect the Coulomb scattering center, thereby affecting the low-field carrier mobility in the channel, and affecting the subthreshold swing of the MOS field effect transistor. The change of the second kinetic potential barrier can change the interface and transfer to the average distribution of atoms in the middle. The more uniform distribution will help reduce the phonon scattering in the channel, thereby changing the mobility in the middle electric field state.
通过调节动力学势垒,获得比较平整的界面,可以有效的降低,由于粗糙度造成的粗糙散射,对于提高高电场状态下的电子迁移率有巨大的帮助,将直接影响到器件的输出电流特性。另外,通过调节动力学势垒可充分降低栅氧化物中缺陷的数量,可以有效改善可靠性,降低因栅压所导致的平带电压,阈值电压的不稳定性,并可以有效减少远程库仑散射。By adjusting the kinetic barrier, a relatively smooth interface can be effectively reduced. The rough scattering caused by roughness is of great help to improve the electron mobility in the high electric field state, which will directly affect the output current characteristics of the device. . In addition, by adjusting the kinetic barrier, the number of defects in the gate oxide can be fully reduced, which can effectively improve reliability, reduce the flat-band voltage caused by the gate voltage, the instability of the threshold voltage, and effectively reduce the long-range Coulomb scattering. .
在上述研究的基础上,本发明提出的一种基于微波等离子体的碳化硅氧化方法,包括:On the basis of above-mentioned research, a kind of silicon carbide oxidation method based on microwave plasma that the present invention proposes comprises:
提供碳化硅衬底;Provide a silicon carbide substrate;
将所述碳化硅衬底放置在微波等离子体发生装置中;placing the silicon carbide substrate in a microwave plasma generating device;
通入含氧气体,产生氧等离子体;Introduce oxygen-containing gas to generate oxygen plasma;
氧等离子体与碳化硅反应生成预定厚度的二氧化硅;Oxygen plasma reacts with silicon carbide to form silicon dioxide of predetermined thickness;
停止通入含氧气体,反应结束。Stop feeding the oxygen-containing gas, and the reaction ends.
SiC的微波等离子氧化包括以下过程:氧自由基或者氧离子向氧化层表面的输运;氧自由基或者氧离子通过氧化层向反应界面处扩散;界面处,碳化硅与氧自由基或者氧离子的反应;反应生成气体(CO)透过氧化层向外部扩散;反应生成气体在氧化层表面处排除。The microwave plasma oxidation of SiC includes the following processes: the transport of oxygen radicals or oxygen ions to the surface of the oxide layer; the diffusion of oxygen radicals or oxygen ions through the oxide layer to the reaction interface; at the interface, silicon carbide and oxygen radicals or oxygen ions The reaction; the reaction gas (CO) diffuses to the outside through the oxide layer; the reaction gas is excluded at the surface of the oxide layer.
在本发明的实施例中,氧等离子体与碳化硅的反应温度为500-900℃,等离子体以0.5-2℃/s的速度升温到反应温度,反应压力为400-1000mTorr。In an embodiment of the present invention, the reaction temperature between oxygen plasma and silicon carbide is 500-900° C., the temperature of the plasma is raised to the reaction temperature at a rate of 0.5-2° C./s, and the reaction pressure is 400-1000 mTorr.
在本发明的实施例中,微波等离子体发生装置的输入功率为800-2000W,微波频率为2.4-2.5GHz。等离子放电时间可以为400-1000s。In an embodiment of the present invention, the input power of the microwave plasma generator is 800-2000W, and the microwave frequency is 2.4-2.5GHz. The plasma discharge time can be 400-1000s.
在上述条件下,可以有效控制等离子体火球的直径、密度、持续时间以及激发位置等,从而达到理想的氧化条件。发明人通过多次试验发现,在本发明的氧化条件下,等离子体的化学反应速率远远大于碳的扩散效应,生成的氧化硅的各向同性性能优异,尤其是在制备较厚的氧化硅层时,效果更加突出。Under the above conditions, the diameter, density, duration and excitation position of the plasma fireball can be effectively controlled, so as to achieve ideal oxidation conditions. The inventor has found through many tests that under the oxidation conditions of the present invention, the chemical reaction rate of the plasma is far greater than the diffusion effect of carbon, and the isotropic properties of the generated silicon oxide are excellent, especially in the preparation of thicker silicon oxide. layer, the effect is more prominent.
如图5所示,基于上述碳化硅氧化方法,本发明提出了一种基于微波等离子体氧化的凹槽MOSFET器件的制造方法,包括:As shown in Figure 5, based on the above-mentioned silicon carbide oxidation method, the present invention proposes a method for manufacturing a grooved MOSFET device based on microwave plasma oxidation, including:
在凹槽栅刻蚀后,利用微波等离子体将凹槽栅表面的碳化硅氧化为二氧化硅,形成凹槽栅氧化层,After the groove gate is etched, the silicon carbide on the surface of the groove gate is oxidized to silicon dioxide by microwave plasma to form a groove gate oxide layer,
其中,形成凹槽栅氧化层的步骤包括:Wherein, the step of forming the groove gate oxide layer includes:
将进行凹槽栅刻蚀后的碳化硅衬底放置在微波等离子体发生装置中;placing the silicon carbide substrate after groove gate etching in a microwave plasma generator;
通入含氧气体,产生氧等离子体;Introduce oxygen-containing gas to generate oxygen plasma;
氧等离子体与碳化硅反应生成预定厚度的二氧化硅;Oxygen plasma reacts with silicon carbide to form silicon dioxide of predetermined thickness;
停止通入含氧气体,反应结束;Stop feeding the oxygen-containing gas, and the reaction ends;
其中,氧等离子体与碳化硅的反应温度为500-900℃,反应压力为400-1000mTorr。Wherein, the reaction temperature between oxygen plasma and silicon carbide is 500-900° C., and the reaction pressure is 400-1000 mTorr.
在本发明的实施例中,含氧气体为纯氧、或者为氧气与惰性气体的混合气,所述混合气中氧气含量为30-99vol.%。In an embodiment of the present invention, the oxygen-containing gas is pure oxygen, or a mixed gas of oxygen and an inert gas, and the oxygen content in the mixed gas is 30-99 vol.%.
本发明中的氧化层厚度可灵活调节,在本发明的一些实施例中,生成的二氧化硅的厚度为1-60nm。The thickness of the oxide layer in the present invention can be adjusted flexibly. In some embodiments of the present invention, the thickness of the formed silicon dioxide is 1-60 nm.
在本发明的实施例中,该方法还包括排出生成的一氧化碳的步骤。In an embodiment of the present invention, the method further includes the step of venting the generated carbon monoxide.
在本发明的一些实施例中,反应结束后通入氮气,在氮气氛围下冷却降温。In some embodiments of the present invention, nitrogen gas is introduced after the reaction, and the temperature is cooled under nitrogen atmosphere.
实施例1Example 1
如图6所示,凹槽MOSFET器件的制备方法通常包括以下步骤:As shown in Figure 6, the fabrication method of a recessed MOSFET device generally includes the following steps:
(1)清洗衬底;(1) cleaning the substrate;
(2)在衬底上形成P-base注入掩膜及离子注入;(2) Forming a P-base implantation mask and ion implantation on the substrate;
(3)形成N-plus掩膜及离子注入;(3) Form N-plus mask and ion implantation;
(4)形成P-base及去除对应掩膜;(4) Forming the P-base and removing the corresponding mask;
(5)形成N-plus及去除对应掩膜;(5) Forming N-plus and removing the corresponding mask;
(6)形成P-plus掩膜及离子注入;(6) Forming a P-plus mask and ion implantation;
(7)高温激活退火;(7) High temperature activation annealing;
(8)形成P-plus及去除对应掩膜;(8) Forming P-plus and removing the corresponding mask;
(9)形成凹槽栅刻蚀掩膜;(9) forming a groove gate etching mask;
(10)凹槽栅刻蚀;(10) Groove gate etching;
(11)形成凹槽栅氧化层;(11) forming a groove gate oxide layer;
(12)制作多晶硅栅电极;(12) making a polysilicon gate electrode;
(13)制作源电极;(13) making the source electrode;
(14)制作漏电极;(14) making the drain electrode;
(15)制作层问介质;(15) making interlayer media;
(16)制作盖层金属。(16) Make the cover metal.
本实施例在形成凹槽栅氧化层时,采用微波等离子体氧化法,具体步骤为:In this embodiment, a microwave plasma oxidation method is used when forming the grooved gate oxide layer, and the specific steps are as follows:
微波等离子体发生装置的微波输入功率设定为1000w,激发微波等离子体的微波频率可调范围为2.4-2.5GHz。在气压800mTorr,纯氧的环境下,设置样品载物台最初温度设置为100℃,等离子以1.5℃/s的速度升温,直到设定好的微波等离子体氧化温度800℃,等离子放电时间为800s,进行等离子体氧化,氧化层厚度约为40nm,氧化完成后,将纯氧气改为纯氮气,在氮气氛围下冷却降温。The microwave input power of the microwave plasma generating device is set to 1000w, and the adjustable range of the microwave frequency for exciting the microwave plasma is 2.4-2.5GHz. Under the atmosphere of 800mTorr and pure oxygen, the initial temperature of the sample stage is set to 100°C, and the plasma is heated up at a rate of 1.5°C/s until the set microwave plasma oxidation temperature is 800°C, and the plasma discharge time is 800s , carry out plasma oxidation, the thickness of the oxide layer is about 40nm, after the oxidation is completed, change the pure oxygen to pure nitrogen, and cool down in the nitrogen atmosphere.
由图7可以看出,采用本发明的等离子氧化工艺形成SiC/SiO2的界面比较清晰,表面粗糙度较低,氧化层损伤少,表面平坦,侧壁和底部氧化速率一致,各向同性好。As can be seen from Figure 7, the interface of SiC/ SiO2 formed by the plasma oxidation process of the present invention is relatively clear, the surface roughness is low, the oxide layer is less damaged, the surface is flat, the oxidation rate of the side wall and the bottom is consistent, and the isotropy is good .
在本发明的对比例中,将碳化硅沉底放置在高温氧化炉中,在1200℃进行常规高温氧化,从图8可以看出,采用本发明实施例中的等离子氧化工艺获得界面态密度明显低于常规高温氧化。In the comparative example of the present invention, the silicon carbide bottom was placed in a high-temperature oxidation furnace, and conventional high-temperature oxidation was performed at 1200°C. It can be seen from Figure 8 that the interface state density obtained by using the plasma oxidation process in the embodiment of the present invention is obvious. Lower than conventional high temperature oxidation.
与常规高温氧化或者低温等离子氧化方法相比,本发明的氧化反应效率可以提高20%-50%,C相关缺陷可以降低20%以上,SiC表面腐蚀坑的形成率可以降低到10%以下。Compared with conventional high-temperature oxidation or low-temperature plasma oxidation methods, the oxidation reaction efficiency of the present invention can be increased by 20%-50%, C-related defects can be reduced by more than 20%, and the formation rate of corrosion pits on the SiC surface can be reduced to less than 10%.
以上所述的具体实施例,对本发明的目的、技术方案和有益效果进行了进一步详细说明,应理解的是,以上所述仅为本发明的具体实施例而已,并不用于限制本发明,凡在本发明的精神和原则之内,所做的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The specific embodiments described above have further described the purpose, technical solutions and beneficial effects of the present invention in detail. It should be understood that the above descriptions are only specific embodiments of the present invention, and are not intended to limit the present invention. Within the spirit and principles of the present invention, any modifications, equivalent replacements, improvements, etc., shall be included in the protection scope of the present invention.
Claims (8)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010956754.XA CN112133634A (en) | 2018-05-25 | 2018-05-25 | Manufacturing method of groove MOSFET device based on microwave plasma oxidation |
CN201810521159.6A CN108735607A (en) | 2018-05-25 | 2018-05-25 | Manufacturing method of groove MOSFET device based on microwave plasma oxidation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810521159.6A CN108735607A (en) | 2018-05-25 | 2018-05-25 | Manufacturing method of groove MOSFET device based on microwave plasma oxidation |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010956754.XA Division CN112133634A (en) | 2018-05-25 | 2018-05-25 | Manufacturing method of groove MOSFET device based on microwave plasma oxidation |
Publications (1)
Publication Number | Publication Date |
---|---|
CN108735607A true CN108735607A (en) | 2018-11-02 |
Family
ID=63935564
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010956754.XA Pending CN112133634A (en) | 2018-05-25 | 2018-05-25 | Manufacturing method of groove MOSFET device based on microwave plasma oxidation |
CN201810521159.6A Pending CN108735607A (en) | 2018-05-25 | 2018-05-25 | Manufacturing method of groove MOSFET device based on microwave plasma oxidation |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010956754.XA Pending CN112133634A (en) | 2018-05-25 | 2018-05-25 | Manufacturing method of groove MOSFET device based on microwave plasma oxidation |
Country Status (1)
Country | Link |
---|---|
CN (2) | CN112133634A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109545687A (en) * | 2018-11-13 | 2019-03-29 | 中国科学院微电子研究所 | Groove MOSFET device manufacturing method based on microwave plasma oxidation under alternating voltage |
CN118607322A (en) * | 2024-06-27 | 2024-09-06 | 武汉大学 | A method for cross-scale simulation of low-temperature oxidation process of silicon carbide gate oxide layer |
CN118866654A (en) * | 2024-07-08 | 2024-10-29 | 上海邦芯半导体科技有限公司 | Semiconductor device and method for manufacturing the same |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115784774B (en) * | 2023-02-06 | 2023-04-25 | 江苏邑文微电子科技有限公司 | Method for improving SiC Mos interface characteristics |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6967176B1 (en) * | 2002-10-11 | 2005-11-22 | University Of South Florida | Method for making silicon containing dielectric films |
CN101006566A (en) * | 2004-08-18 | 2007-07-25 | 东京毅力科创株式会社 | A method and system for modifying a gate dielectric stack containing a high-k layer using plasma processing |
CN102160141A (en) * | 2008-08-07 | 2011-08-17 | Hq-绝缘体股份有限公司 | Device and method for producing dielectric layers in microwave plasma |
CN105304498A (en) * | 2015-10-15 | 2016-02-03 | 大连理工大学 | A Method for Reducing the State Density of SiO2/SiC Interface |
CN107527803A (en) * | 2017-08-24 | 2017-12-29 | 中国科学院上海微系统与信息技术研究所 | The preparation method of SiC device gate dielectric layer and SiC device structure |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105047721A (en) * | 2015-08-26 | 2015-11-11 | 国网智能电网研究院 | Silicon carbide trench gate power metal-oxide-semiconductor field effect transistors (MOSFETs) device and manufacturing method thereof |
-
2018
- 2018-05-25 CN CN202010956754.XA patent/CN112133634A/en active Pending
- 2018-05-25 CN CN201810521159.6A patent/CN108735607A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6967176B1 (en) * | 2002-10-11 | 2005-11-22 | University Of South Florida | Method for making silicon containing dielectric films |
CN101006566A (en) * | 2004-08-18 | 2007-07-25 | 东京毅力科创株式会社 | A method and system for modifying a gate dielectric stack containing a high-k layer using plasma processing |
CN102160141A (en) * | 2008-08-07 | 2011-08-17 | Hq-绝缘体股份有限公司 | Device and method for producing dielectric layers in microwave plasma |
CN105304498A (en) * | 2015-10-15 | 2016-02-03 | 大连理工大学 | A Method for Reducing the State Density of SiO2/SiC Interface |
CN107527803A (en) * | 2017-08-24 | 2017-12-29 | 中国科学院上海微系统与信息技术研究所 | The preparation method of SiC device gate dielectric layer and SiC device structure |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109545687A (en) * | 2018-11-13 | 2019-03-29 | 中国科学院微电子研究所 | Groove MOSFET device manufacturing method based on microwave plasma oxidation under alternating voltage |
CN118607322A (en) * | 2024-06-27 | 2024-09-06 | 武汉大学 | A method for cross-scale simulation of low-temperature oxidation process of silicon carbide gate oxide layer |
CN118866654A (en) * | 2024-07-08 | 2024-10-29 | 上海邦芯半导体科技有限公司 | Semiconductor device and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
CN112133634A (en) | 2020-12-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108584963A (en) | Silicon carbide oxidation method based on microwave plasma | |
JP5212833B2 (en) | Semiconductor device | |
JP3085272B2 (en) | Method for forming thermal oxide film on silicon carbide semiconductor device | |
CN101512727B (en) | Method for improving inversion layer mobility in a silicon carbide MOSFET | |
CN108735607A (en) | Manufacturing method of groove MOSFET device based on microwave plasma oxidation | |
US8119539B2 (en) | Methods of fabricating oxide layers on silicon carbide layers utilizing atomic oxygen | |
CN110783173A (en) | Method for manufacturing gate oxide layer on silicon carbide material | |
JP2006210818A (en) | Semiconductor element and its manufacturing method | |
CN108766887B (en) | Fabrication method of grooved MOSFET device based on two-step microwave plasma oxidation | |
CN108666206B (en) | Silicon carbide oxidation method based on two-step microwave plasma oxidation | |
JP2012038919A (en) | Method for manufacturing silicon carbide semiconductor device | |
CN109494147B (en) | Silicon carbide oxidation method based on microwave plasma under alternating voltage | |
JP4164575B2 (en) | Manufacturing method of semiconductor device | |
JP2006196713A (en) | Semiconductor device, manufacturing method thereof, and deuterium treatment apparatus | |
JP3950959B2 (en) | Manufacturing method of semiconductor device | |
CN104576766A (en) | Al2O3/LaAlO3/SiO2 Stacked Gate Dielectric Layer SiC MOS Capacitor and Manufacturing Method | |
CN109545687B (en) | Fabrication method of grooved MOSFET device based on microwave plasma oxidation under AC voltage | |
CN112599408A (en) | Preparation method of silicon carbide metal oxide semiconductor with composite oxide layer | |
JP4997605B2 (en) | Cold wall type heat treatment furnace and insulating film forming apparatus | |
JP2017168688A (en) | Manufacturing method of silicon carbide semiconductor device | |
CN113223940B (en) | Method for improving SiC MOSFET device performance using post-oxidation annealing technology containing chlorine | |
CN111243941A (en) | A method to improve the lifetime of silicon carbide minority carrier | |
JP2012094877A (en) | Semiconductor device and heavy hydrogen processing apparatus for semiconductor substrate | |
Senzaki et al. | Effect of postoxidation annealing on reliability of thermal oxides grown on n-type 4H–SiC (0001) wafer | |
Li et al. | Improvement of Interfacial Properties of 4H-SiC/SiO 2 by Nitrogen Plasma Treatment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20181102 |