CN108665850B - Drive substrate and display panel - Google Patents
Drive substrate and display panel Download PDFInfo
- Publication number
- CN108665850B CN108665850B CN201810451384.7A CN201810451384A CN108665850B CN 108665850 B CN108665850 B CN 108665850B CN 201810451384 A CN201810451384 A CN 201810451384A CN 108665850 B CN108665850 B CN 108665850B
- Authority
- CN
- China
- Prior art keywords
- display area
- layer
- substrate
- disposed
- detection circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 120
- 238000001514 detection method Methods 0.000 claims abstract description 74
- 230000001788 irregular Effects 0.000 claims abstract description 10
- 239000010409 thin film Substances 0.000 claims description 14
- 239000003990 capacitor Substances 0.000 abstract description 23
- 238000000034 method Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000000059 patterning Methods 0.000 description 3
- 230000001934 delay Effects 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/481—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
本申请提供一种驱动基板和显示面板,驱动基板包括基底、检测电路层、第一绝缘层和至少一条信号线。检测电路层设置于非显示区,并围绕显示区设置。第一绝缘层位于异形非显示区和异形显示区,并设置于基底和检测电路层之间。信号线用以驱动设置于异形显示区中的多个第一像素驱动单元。至少一条信号线设置于基底和第一绝缘层之间,至少一条信号线由异形非显示区向异形显示区延伸,以使检测电路层与至少一条信号线形成至少一个补偿电容。补偿电容可以增加信号线的负载,进而使得屏体的显示区域趋于一致。
The present application provides a driving substrate and a display panel. The driving substrate includes a base, a detection circuit layer, a first insulating layer and at least one signal line. The detection circuit layer is arranged in the non-display area and is arranged around the display area. The first insulating layer is located in the special-shaped non-display area and the special-shaped display area, and is arranged between the substrate and the detection circuit layer. The signal lines are used for driving a plurality of first pixel driving units disposed in the special-shaped display area. At least one signal line is arranged between the substrate and the first insulating layer, and the at least one signal line extends from the non-display area of the irregular shape to the display area of the irregular shape, so that the detection circuit layer and the at least one signal line form at least one compensation capacitor. The compensation capacitor can increase the load of the signal line, so that the display area of the screen body tends to be consistent.
Description
技术领域technical field
本发明涉及显示领域,特别是涉及一种驱动基板和显示面板。The present invention relates to the field of display, in particular to a driving substrate and a display panel.
背景技术Background technique
随着手机产业的不断发展,全面屏手机的屏体具有较大的屏占比、窄边框的优点,大大提高观者的视觉效果,受到人们广泛关注。With the continuous development of the mobile phone industry, the screen body of the full-screen mobile phone has the advantages of a large screen ratio and a narrow frame, which greatly improves the visual effect of the viewer, and has attracted widespread attention.
在全面屏的制作过程中,在屏体上通常由开槽等异形设计构成异形显示区。开槽处的像素数量少于正常显示区的像素的数量。因此异形显示区像素驱动信号的负载与正常显示区像素驱动信号的电容负载差异很大,从而造成像素扫描等驱动信号的延迟不同。由于屏体的像素扫描等驱动信号的延迟不同,从而造成屏体的异形显示区与正常显示区的亮度不同,影响正常使用。In the production process of the full screen, the special-shaped display area is usually formed by a special-shaped design such as a slot on the screen body. The number of pixels at the slot is less than the number of pixels in the normal display area. Therefore, the load of the pixel drive signal in the irregular display area is very different from the capacitance load of the pixel drive signal in the normal display area, resulting in different delays of the drive signals such as pixel scanning. Due to the different delays of driving signals such as pixel scanning of the screen body, the brightness of the special-shaped display area of the screen body and the normal display area are different, which affects the normal use.
发明内容SUMMARY OF THE INVENTION
基于此,有必要针对现有手机异形显示区与正常显示区的亮度不同的问题,提供一种解决上述问题的驱动基板和显示面板。Based on this, it is necessary to provide a driving substrate and a display panel to solve the problem that the brightness of the abnormal-shaped display area and the normal display area of the existing mobile phone are different.
一种驱动基板,包括:A drive substrate, comprising:
基底,所述基底包括显示区和非显示区,所述非显示区围绕所述显示区设置,所述非显示区包括异形非显示区,所述显示区包括异形显示区,所述异形非显示区和所述异形显示区相邻设置;a substrate, the substrate includes a display area and a non-display area, the non-display area is arranged around the display area, the non-display area includes a non-display area with a special shape, the display area includes a display area with a special shape, and the non-display area with a special shape The area is adjacent to the special-shaped display area;
检测电路层,设置于所述非显示区,并围绕所述显示区设置;a detection circuit layer, arranged in the non-display area and around the display area;
第一绝缘层,位于所述异形非显示区和所述异形显示区,并设置于所述基底和所述检测电路层之间;a first insulating layer, located in the irregular non-display area and the irregular display area, and disposed between the substrate and the detection circuit layer;
至少一条信号线,用以驱动设置于所述异形显示区中的多个第一像素驱动单元,所述至少一条信号线设置于所述基底和所述第一绝缘层之间,所述至少一条信号线由所述异形非显示区向所述异形显示区延伸,以使所述检测电路层与所述至少一条信号线形成至少一个补偿电容。at least one signal line for driving a plurality of first pixel driving units disposed in the irregular-shaped display area, the at least one signal line is disposed between the substrate and the first insulating layer, the at least one The signal line extends from the non-display area of the special shape to the display area of the special shape, so that the detection circuit layer and the at least one signal line form at least one compensation capacitor.
在一个实施例中,还包括:In one embodiment, it also includes:
第一走线层,位于所述异形显示区和所述异形非显示区,设置于所述第一绝缘层远离所述基底的表面,在所述异形非显示区,所述检测电路层和所述第一走线层在所述基底的投影至少部分重合;The first wiring layer is located in the special-shaped display area and the special-shaped non-display area, and is arranged on the surface of the first insulating layer away from the substrate. In the special-shaped non-display area, the detection circuit layer and all the the projection of the first wiring layer on the substrate at least partially overlaps;
第二绝缘层,位于所述异形显示区和所述异形非显示区,并设置于所述第一走线层远离所述基底的表面,以及所述检测电路层和所述第一走线层之间。The second insulating layer is located in the special-shaped display area and the special-shaped non-display area, and is disposed on the surface of the first wiring layer away from the substrate, as well as the detection circuit layer and the first wiring layer between.
在一个实施例中,在所述异形非显示区,所述第一走线层与所述检测电路层在所述基底投影重合部分之间的垂直距离小于所述第一走线层与所述检测电路层在所述基底的投影不重合部分之间垂直距离。In one embodiment, in the non-display area with irregular shapes, the vertical distance between the first wiring layer and the detection circuit layer on the projection overlap portion of the substrate is smaller than that between the first wiring layer and the The vertical distance between the projected non-overlapping portions of the circuit layer on the substrate is detected.
在一个实施例中,还包括第二走线层,设置于所述异形显示区,所述第二走线层与所述检测电路层同层设置,并设置于所述第二绝缘层远离所述基底的表面。In one embodiment, it further includes a second wiring layer, which is arranged in the special-shaped display area, the second wiring layer is arranged on the same layer as the detection circuit layer, and is arranged on the second insulating layer away from all the the surface of the substrate.
在一个实施例中,所述第一像素驱动单元包括薄膜晶体管,所述薄膜晶体管设置于所述第一绝缘层和所述基底之间,所述薄膜晶体管包括栅极层,所述栅极层与所述信号线同层一体成型。In one embodiment, the first pixel driving unit includes a thin film transistor disposed between the first insulating layer and the substrate, the thin film transistor includes a gate layer, and the gate layer It is integrally formed on the same layer as the signal line.
在一个实施例中,所述薄膜晶体管还包括有源层,所述有源层设置于所述基底和所述栅极层之间,所述有源层和所述栅极层之间设置有第三绝缘层。In one embodiment, the thin film transistor further includes an active layer, the active layer is disposed between the substrate and the gate layer, and an active layer is disposed between the active layer and the gate layer the third insulating layer.
在一个实施例中,还包括至少一个栅极驱动单元,设置于所述基底,并位于所述异形非显示区,在所述基底所在的平面,所述栅极驱动单元设置于所述检测电路层和所述异形显示区之间,一个所述栅极驱动单元通过一个所述信号线电连接所述像素驱动单元行。In one embodiment, it further includes at least one gate driving unit, which is arranged on the substrate and is located in the non-display area with irregular shapes, and is arranged on the detection circuit on the plane where the substrate is located. Between the layer and the special-shaped display area, one of the gate driving units is electrically connected to the row of pixel driving units through one of the signal lines.
在一个实施例中,还包括至少一个电容电极层,位于所述异形非显示区,在所述异形非显示区所在的平面,所述电容电极层设置于所述栅极驱动单元和所述异形显示区之间,所述电容电极层设置于所述第一绝缘层远离所述基底的一侧,所述电容电极层在所述基底的投影和所述信号线在所述基底的投影至少部分重合。In one embodiment, at least one capacitor electrode layer is further included, located in the non-display area with special shape, and on the plane where the non-display area with special shape is located, the capacitor electrode layer is disposed on the gate driving unit and the special-shaped non-display area. Between the display areas, the capacitive electrode layer is disposed on the side of the first insulating layer away from the substrate, and the projection of the capacitive electrode layer on the substrate and the projection of the signal line on the substrate are at least partially coincide.
在一个实施例中,所述电容电极层与所述检测电路层同层设置。In one embodiment, the capacitive electrode layer and the detection circuit layer are disposed on the same layer.
一种显示面板,所述显示区还包括正常显示区,包括:A display panel, the display area further includes a normal display area, including:
所述的驱动基板,包括多个第二像素驱动单元,设置于所述基底,位于所述The driving substrate includes a plurality of second pixel driving units, which are arranged on the base and located in the
显示区;display area;
多个第一像素单元,与所述多个第一像素驱动单元一一对应电连接;a plurality of first pixel units electrically connected to the plurality of first pixel driving units in a one-to-one correspondence;
多个第二像素单元,与所述多个第二像素驱动单元一一对应电连接。The plurality of second pixel units are electrically connected to the plurality of second pixel driving units in one-to-one correspondence.
本实施例提供的驱动基板中,所述第一绝缘层设置于所述基底和所述检测电路层之间。至少一条信号线设置于所述基底和所述第一绝缘层之间。所述信号线、所述第一绝缘层和所述检测电路层依次设置以使所述检测电路层与所述至少一条信号线形成至少一个补偿电容。所述电补偿电容可以增加所述信号线的电容负载。所述信号线的电容负载增加后可以使得异形显示区的每条所述信号线的电容负载和正常显示区的每条信号线的电容负载趋于相同,进而使得屏体表面亮度趋于一致。利用现有的检测电路层与信号线构成电容负载可以节省成本,提高生产效率。In the driving substrate provided in this embodiment, the first insulating layer is disposed between the substrate and the detection circuit layer. At least one signal line is disposed between the substrate and the first insulating layer. The signal line, the first insulating layer and the detection circuit layer are arranged in sequence so that the detection circuit layer and the at least one signal line form at least one compensation capacitor. The electrical compensation capacitor may increase the capacitive load of the signal line. The increase of the capacitive load of the signal lines can make the capacitive load of each signal line in the special-shaped display area and the capacitive load of each signal line in the normal display area tend to be the same, thereby making the screen surface brightness tend to be uniform. Using the existing detection circuit layers and signal lines to form a capacitive load can save costs and improve production efficiency.
附图说明Description of drawings
图1为本申请实施例提供的驱动基板示意图;FIG. 1 is a schematic diagram of a driving substrate provided by an embodiment of the present application;
图2为本申请实施例提供的异形非显示区A-A截面图;FIG. 2 is a cross-sectional view A-A of a special-shaped non-display area provided by an embodiment of the present application;
图3为本申请实施例提供的异形非显示区B-B截面图;FIG. 3 is a cross-sectional view of a non-display area B-B of a special shape provided by an embodiment of the present application;
图4为本申请实施例提供的异形非显示区局部放大图。FIG. 4 is a partial enlarged view of a non-display area with a special shape according to an embodiment of the present application.
附图标记说明:Description of reference numbers:
驱动基板10drive
显示区100
异形显示区110Shaped
正常显示区120
基底130
非显示区200Non-display
异形非显示区210Shaped non-display
检测电路层310
信号线320
像素驱动单元行330Pixel
第一像素驱动单元331The first
第二像素驱动单元332The second
薄膜晶体管340
有源层341
栅极层342
第一走线层350The
第二走线层360The
第一绝缘层410first
第二绝缘层420The second
第三绝缘层430The third
栅极驱动单元500
电容电极层510
具体实施方式Detailed ways
请参见图1-3,本申请实施例提供一种驱动基板10。所述驱动基板10包括基底130、检测电路层310和至少一条信号线320。所述基底130包括显示区100和非显示区200。所述非显示区200围绕所述显示区100设置。所述非显示区200包括异形非显示区210。所述显示区100包括异形显示区110。所述异形非显示区210和所述异形显示区110相邻设置。Referring to FIGS. 1-3 , an embodiment of the present application provides a driving
所述第一绝缘层410位于所述异形非显示区210和所述异形显示区110。所述第一绝缘层410设置于所述基底130和所述检测电路层310之间。所述检测电路层310设置于所述非显示区200。所述检测电路层310围绕所述显示区100设置。所述信号线320设置于所述基底130和所述第一绝缘层410之间。即所述第一绝缘层410设置于所述信号线320和所述检测电路层310之间。所述至少一条信号线320由所述异形非显示区210向所述异形显示区110延伸。以使所述检测电路层310与所述至少一条信号线320形成至少一个补偿电容。即在所述异形非显示区210,所述信号线320背离所述基底130的表面和所述检测电路层310朝向所述基底130的表面相对设置构成所述补偿电容。The first insulating
所述信号线320用以驱动设置于所述异形显示区110中的多个第一像素驱动单元331。所述异形显示区10还包括至少一个像素驱动单元行330。所述像素驱动单元行330包括多个第一像素驱动单元331。所述像素驱动单元行330设置于所述基底130,并位于所述异形显示区110。一条所述信号线320与一个所述像素驱动单元行330中的多个第一像素驱动单元331电连接。The signal lines 320 are used for driving a plurality of first
所述信号线320具有一定的宽度,即所述信号线320在所述基底130的投影具有一定面积。所述信号线320背离所述基底130的表面即所述信号线320朝向所述检测电路层310的表面。所述检测电路层310朝向所述基底130的表面与所述信号线320背离所述基底130的表面相对构成所述补偿电容。The
所述驱动基板10可以用于OLED显示屏。所述异形非显示区210和所述异形显示区110可以设有开槽或者圆弧等形状。由于所述开槽或者圆弧结构,使得驱动基板10中的所述第一像素驱动单元331的数量与正常显示区120的第二像素驱动单元332的数量不同。在驱动基板10上通常会设置有多条信号线320。每条信号线320驱动多个像素驱动单元。在正常显示区120,通常每条所述信号线320驱动的像素驱动单元的数量相同。由于异形显示区110与正常显示区120的像素驱动单元的数量不同,因此在异形显示区110,每条信号线320驱动的所述第一像素驱动单元331的个数与正常显示区120中每条所述信号线320驱动的第二像素驱动单元332的数量不同。并且通常在异形显示区110中每条信号线320驱动的所述第一像素驱动单元331的数量会少于所述正常显示区120中每条信号线320驱动的像素驱动单元的个数。因此所述异形显示区110中的每条信号线320的电容负载会小于所述正常显示区120中的每条信号线320的电容负载。可以理解,所述信号线320可以为扫描线或者数据线。The driving
所述异形非显示区210可以设置有驱动电路及电源电路等。所述异形非显示区210可以围绕所述异形显示区110设置。所述异形非显示区210可以根据所述异形显示区110的形状设置。当所述异形显示区110与正常显示区120直接相邻时,所述异形非显示区210只包围所述异形显示区110没有与所述正常显示区120邻接的边缘。The special-shaped
所述第一像素驱动单元331的排布可以根据所述异形显示区110的形状确定。所述多个第一像素驱动单元331可以通过至少一条所述信号线320驱动。所述信号线320可以将所述多个第一像素驱动单元331串联构成所述像素驱动单元行330。所述信号线320可以为曲线或者折线结构。所述第一像素驱动单元331的排布形式可以根据依据所述异形显示区110的形状设置。所述检测电路层310可以通过沉积形成于所述基底130的表面。所述检测电路层310可以用于检测屏体的裂缝。可以理解,所述检测电路层310可以同过图形化工艺形成于所述基底130上表面的一层。所述检测电路层310具有一定的面积。The arrangement of the first
在一个实施例中,所述检测电路层310所在的平面和所述信号线320背离所述基底130的表面相对平行设置。所述检测电路层310朝向所述基底130的表面与所述信号线320背离所述基底130的表面相对设置构成电容结构,具有电容负载。在所述异形显示区110,由于每个所述扫描线连接的所述第一像素驱动单元331的数量不同,因此每个所述扫描线需要补偿的电容负载也不相同。通过改变所述信号线320背离所述基底130的表面面积和所述检测电路层310朝向所述基底130的表面面积,可以改变所述电容结构的大小。In one embodiment, the plane where the
请再参见图3,在一个实施例中,可以有多个平行设置的扫描线。所述扫描线与所述检测电路层310构成多个补偿电容。可以改变每个所述补偿电容负载,可以对不同的所述扫描线进行电容补偿。因此可以理解,所述信号线320可以为沉积在所述基底130表面的金属层通过图形化形成。所述第一绝缘层410可以通过图案化处理得到不同功能的结构。Referring to FIG. 3 again, in one embodiment, there may be a plurality of scan lines arranged in parallel. The scan lines and the
本申请实施例中,所述第一绝缘层410设置于所述基底130和所述检测电路层310之间。至少一条信号线320设置于所述基底130和所述第一绝缘层410之间。所述信号线320、所述第一绝缘层410和所述检测电路层310依次设置以使所述检测电路层310与所述至少一条信号线320形成至少一个补偿电容。即所述信号线320背离所述基底130的表面和所述检测电路层310朝向所述基底130的表面相对设置,使得所述信号线320、所述第一绝缘层410和所述检测电路层310构成补偿电容。所述补偿电容可以增加所述信号线320的电容负载。所述信号线320的电容负载增加后可以使得异形显示区110的每条所述信号线320的电容负载和正常显示区120的每条信号线320的电容负载趋于相同,进而使得屏体表面亮度趋于一致。利用现有的检测电路层310与信号线320构成电容负载可以节省成本,提高生产效率。In the embodiment of the present application, the first insulating
请再参见图2,在一个实施例中,所述第一像素驱动单元331包括薄膜晶体管340。所述述薄膜晶体管340设置于所述第一绝缘层410和所述基底130之间。所述薄膜晶体管340设置于所述基底130的表面。所述薄膜晶体管340包括有源层341和栅极层342。所述有源层341设置于所述基底130和所述栅极层342之间。所述栅极层342可以与所述信号线320同层一体成型。所述栅极层342和所述信号线320可以是对沉积在所述基底130表面的同一个金属层进行图像化处理后形成的。所述栅极层342和所述信号线320可以为连续延伸的结构,进而可以提高生产效率。Referring to FIG. 2 again, in one embodiment, the first
在一个实施例中,所述信号线320为扫描线。所述栅极层342可以由金属材料制成。所述有源层341可以形成薄膜晶体管的源极、漏极和沟道。In one embodiment, the
在一个实施例中,所述驱动基板10还包括第一走线层350和第二绝缘层420。所述第一走线层350位于所述异形显示区110和所述异形非显示区210,并设置于所述第一绝缘层410远离所述基底130的表面。In one embodiment, the driving
所述第二绝缘层420位于所述异形显示区110和所述异形非显示区210。所述第二绝缘层420还设置于所述第一走线层350远离所述基底130的表面,以及所述检测电路层310和所述第一走线层350之间。在所述异形非显示区210,所述检测电路层310和所述第一走线层350在所述基底130的投影至少部分重合。因此所述检测电路层310和所述第一走线层350可以构成电容结构。即在所述异形非显示区210,所述第一走线层350背离所述基底130的表面与所述检测电路层310朝向所述基底130的表面相对设置构成所述电容结构。The second
所述第一走线层350背离所述基底130的表面与所述检测电路层310朝向所述基底130的表面相对设置可以使得所述第一走线层350、所述第二绝缘层420和所述检测电路层310依次构成电容结构。在一个实施例中,所述第一走线层350背离所述基底130的表面与所述检测电路层310朝向所述基底130的表面平行设置。The surface of the
所述第一走线层350可以由金属材料制成。所述第一走线层350可以与所述栅极层342构成电容结构,以进一步提高所述扫描线的电容负载。The
在一个实施例中,所述第一走线层350、所述检测电路层310和所述信号线320所在平面可以为三个间隔设置的平行平面。因此所述第一走线层350、所述检测电路层310和所述扫描线在所述基底130具有公共投影面积。因此所述第一走线层350和所述信号线320也可以具有相对面积。所述第一走线层350和所述信号线320可以构成电容结构,以进一步增加所述信号线320的电容负载。In one embodiment, the planes where the
在一个实施例中,在所述异形非显示区210,所述第一走线层350与所述检测电路层310在所述基底130投影重合部分之间的垂直距离小于所述第一走线层350与所述检测电路层310在所述基底130的投影不重合部分之间垂直距离。即位于所述第一走线层350与所述检测电路层310之间的所述第二绝缘层420的部分的厚度小于所述异形显示区110和所述异形非显示区(210)中的其它所述第二绝缘层420部分的厚度。在制作所述第二绝缘层420的过程中通过掩膜工艺使得所述第二绝缘层420的厚度更薄。所所述第一走线层350与所述检测电路层310在所述基底130投影重合部分之间的垂直距离小于所述第一走线层350与所述检测电路层310在所述基底130的投影不重合部分之间垂直距离可以进一步增加所述检测电路层310与所述第一走线层350构成的电容负载,并且工艺简单,能够提高工作效率。In one embodiment, in the
在一个实施例中,所述驱动基板10还包括第二走线层360。所述第二走线层360设置于所述异形显示区110。所述第二走线层360与所述检测电路层310同层设置。所述第二绝缘层420设置于所述第二走线层360和所述第一走线层350之间。所述第二走线层360与所述检测电路层310绝缘设置。即所述第二走线层360与所述检测电路层310之间没有电性导通,避免所述检测电路层310被干扰。所述第二走线层360可以设置电源信号电路。所述第二绝缘层420设置于所述第二走线层360和所述第一走线层350之间可以避免所述第二走线层360和所述第一走线层350发生短路。In one embodiment, the driving
在一个实施例中,所述驱动基板10还包括第三绝缘层430。所述第三绝缘层430设置于所述有源层341和所述栅极层342之间。所述第三绝缘层430可以避免所述有源层341和所述栅极层342发生接触。In one embodiment, the driving
请参见图4,在一个实施例中,还包括至少一个栅极驱动单元500。所述栅极驱动单元500设置于所述基底130,并位于所述异形非显示区210。在所述基底130所在的平面,所述栅极驱动单元500设置于所述检测电路层310和所述异形显示区110之间。一个所述栅极驱动单元500通过一个所述信号线320电连接所述像素驱动单元行330。所述栅极驱动单元500可以向所述信号线320输出扫描信号。通过所述扫描信号可以驱动所述薄膜晶体管340开闭。所述栅极驱动单元500可以为多层结构。并且所述栅极驱动单元500的多层结构可以在所述第一像素驱动单元331形成的过程中与所述第一像素驱动单元331中的各个层结构一起形成,并通过图案化处理形成不同的功能结构。Referring to FIG. 4 , in one embodiment, at least one
请再参见图2,在一个实施例中,所述驱动基板10还包括至少一个电容电极层510。所述电容电极层510位于所述异形非显示区210。在所述异形非显示区210所在的平面,所述电容电极层510设置于所述栅极驱动单元500和所述异形显示区110之间。所述电容电极层510设置于所述第一绝缘层410远离所述基底130的一侧,所述电容电极层510在所述基底130的投影和所述信号线320在所述基底130的投影至少部分重合。所述电容电极层510在所述基底130的投影和所述信号线320在所述基底130的投影至少部分重合使得所述电容电极层510和所述基底130构成电容结构。Referring to FIG. 2 again, in one embodiment, the driving
在一个实施例中,所述电容电极层510在所述基底130的投影覆盖所述信号线320的投影。因此所述电容电极层510朝向所述基底130的表面和所述信号线320背离所述基底130的表面相对设置构成电容结构。进而增加所述信号线320的电容负载。In one embodiment, the projection of the
在一个实施例中,所述电容电极层510可以与所述检测电路层310形成于同一层。所述电容电极层510可以通过绝缘绝缘材料与所述检测电路层310隔开,以避免影响所述检测电路层310的正常使用。所述电容电极层510可以与至少一条所述信号线320相对设置。根据每条信号线320需要增加的负载不同,所述电容电极层510与所述信号线320的相对面积可以不同,因而可以自由调节每条所述信号线320的负载,方便灵活。In one embodiment, the
本申请实施例还提供一种显示面板。所述显示面板包括所述的驱动基板10。所述驱动基板10包括多个第二像素驱动单元332。所述第二像素驱动单元332设置于所述基底130。所述第二像素驱动单元332位于所述显示区100。所述显示面板还包括多个第一像素单元和多个第二像素单元。所述第一像素驱动单元331与所述第一像素单元一一对应电连接。所述第二像素驱动单元332与所述第二像素单元一一对应电连接。所述第一像素驱动单元331的表面可以形成所述第一像素单元。所述第二像素驱动单元332的表面可以形成所述第二像素单元。通过调节所述第一像素驱动单元331的电容负载,可以使得所述异形显示区110的扫描线的电容负载和所述正常显示区120的扫描线的电容负载趋于相同。因此所述显示面板的异形显示区110和正常显示区120的光强趋于一致,可以提高观感。Embodiments of the present application also provide a display panel. The display panel includes the driving
以上所述实施例的各技术特征可以进行任意的组合,为使描述简洁,未对上述实施例中的各个技术特征所有可能的组合都进行描述,然而,只要这些技术特征的组合不存在矛盾,都应当认为是本说明书记载的范围。The technical features of the above-described embodiments can be combined arbitrarily. For the sake of brevity, all possible combinations of the technical features in the above-described embodiments are not described. However, as long as there is no contradiction between the combinations of these technical features, All should be regarded as the scope described in this specification.
以上所述实施例仅表达了本发明的几种实施方式,其描述较为具体和详细,但并不能因此而理解为对发明专利范围的限制。应当指出的是,对于本领域的普通技术人员来说,在不脱离本发明构思的前提下,还可以做出若干变形和改进,这些都属于本发明的保护范围。因此,本发明专利的保护范围应以所附权利要求为准。The above-mentioned embodiments only represent several embodiments of the present invention, and the descriptions thereof are specific and detailed, but should not be construed as a limitation on the scope of the invention patent. It should be pointed out that for those of ordinary skill in the art, without departing from the concept of the present invention, several modifications and improvements can also be made, which all belong to the protection scope of the present invention. Therefore, the protection scope of the patent of the present invention should be subject to the appended claims.
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810451384.7A CN108665850B (en) | 2018-05-11 | 2018-05-11 | Drive substrate and display panel |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810451384.7A CN108665850B (en) | 2018-05-11 | 2018-05-11 | Drive substrate and display panel |
Publications (2)
Publication Number | Publication Date |
---|---|
CN108665850A CN108665850A (en) | 2018-10-16 |
CN108665850B true CN108665850B (en) | 2020-07-24 |
Family
ID=63779179
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810451384.7A Active CN108665850B (en) | 2018-05-11 | 2018-05-11 | Drive substrate and display panel |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108665850B (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109686243A (en) * | 2019-01-31 | 2019-04-26 | 上海天马有机发光显示技术有限公司 | Display panel and display device |
CN109767718B (en) * | 2019-03-29 | 2022-03-01 | 昆山国显光电有限公司 | Driving back plate and display device |
US11910670B2 (en) | 2020-02-27 | 2024-02-20 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Display substrate and manufacturing method thereof, and compensating method for wire load |
CN113380869B (en) * | 2021-06-09 | 2022-10-04 | 昆山国显光电有限公司 | Display panel and display device |
CN113421905B (en) * | 2021-06-22 | 2022-10-21 | 昆山国显光电有限公司 | Display panel and display device |
CN119234262A (en) | 2022-06-30 | 2024-12-31 | 京东方科技集团股份有限公司 | Display substrate, display device and load compensation method applied to display substrate |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09160015A (en) * | 1995-12-08 | 1997-06-20 | Casio Comput Co Ltd | Liquid crystal display device |
CN105976744A (en) * | 2016-06-24 | 2016-09-28 | 上海与德科技有限公司 | Screen module, electronic equipment and screen module micro-crack detection method |
CN106547127A (en) * | 2017-01-16 | 2017-03-29 | 上海天马微电子有限公司 | Array substrate, liquid crystal display panel and display device |
CN107221536A (en) * | 2017-05-25 | 2017-09-29 | 上海天马微电子有限公司 | Array substrate, special-shaped display and display device |
CN107785399A (en) * | 2017-10-26 | 2018-03-09 | 武汉天马微电子有限公司 | Display panel and display device |
-
2018
- 2018-05-11 CN CN201810451384.7A patent/CN108665850B/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09160015A (en) * | 1995-12-08 | 1997-06-20 | Casio Comput Co Ltd | Liquid crystal display device |
CN105976744A (en) * | 2016-06-24 | 2016-09-28 | 上海与德科技有限公司 | Screen module, electronic equipment and screen module micro-crack detection method |
CN106547127A (en) * | 2017-01-16 | 2017-03-29 | 上海天马微电子有限公司 | Array substrate, liquid crystal display panel and display device |
CN107221536A (en) * | 2017-05-25 | 2017-09-29 | 上海天马微电子有限公司 | Array substrate, special-shaped display and display device |
CN107785399A (en) * | 2017-10-26 | 2018-03-09 | 武汉天马微电子有限公司 | Display panel and display device |
Also Published As
Publication number | Publication date |
---|---|
CN108665850A (en) | 2018-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108665850B (en) | Drive substrate and display panel | |
US12219850B2 (en) | Display substrate, display panel, and display device having first region with greater light transmittance than second region | |
KR102672109B1 (en) | Display substrates, display panels and display devices | |
CN108010947B (en) | Organic light-emitting display panel and organic light-emitting display device | |
US9927911B2 (en) | Touch display panel and fabrication method thereof, and touch display apparatus | |
CN107680976B (en) | Array substrate, display panel and electronic device | |
US12230641B2 (en) | Display panel, manufacturing method thereof, and display device | |
CN103217843B (en) | Array base palte and manufacture method thereof and liquid crystal panel | |
CN108336120B (en) | Array substrate, display panel and display device | |
US20230236691A1 (en) | Touch display substrate and display device | |
US11864432B2 (en) | Display substrate, display panel and display apparatus | |
US11404531B2 (en) | Display screens and display terminals | |
CN111665999B (en) | Display device and self-contained touch panel thereof | |
US10871673B2 (en) | Display substrate and display apparatus | |
US20160291722A1 (en) | Array Substrate, Display Panel and Display Device | |
WO2018126669A1 (en) | Electrostatic protection circuit, array substrate, display panel and display apparatus | |
CN104851789B (en) | Thin film transistor (TFT) and production method, array base palte and production method and display device | |
CN110416226A (en) | Display panel, manufacturing method thereof, and display device | |
CN107340665B (en) | Electrophoretic display panel and method of manufacture | |
CN108010449A (en) | Display panel, manufacturing method thereof and display device | |
WO2016169198A1 (en) | Flexible display panel and display device | |
CN105785679A (en) | Array substrate, display panel and display device | |
CN111708237B (en) | Array substrate, display panel and display device | |
CN109270754B (en) | Array substrate and display device | |
US20210074791A1 (en) | Display substrate, display apparatus, and method of fabricating display substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |