[go: up one dir, main page]

CN108598100A - A kind of global pixel structure and production method reducing memory node light leakage - Google Patents

A kind of global pixel structure and production method reducing memory node light leakage Download PDF

Info

Publication number
CN108598100A
CN108598100A CN201810622082.1A CN201810622082A CN108598100A CN 108598100 A CN108598100 A CN 108598100A CN 201810622082 A CN201810622082 A CN 201810622082A CN 108598100 A CN108598100 A CN 108598100A
Authority
CN
China
Prior art keywords
layer
memory node
light leakage
metal
pixel structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201810622082.1A
Other languages
Chinese (zh)
Other versions
CN108598100B (en
Inventor
顾学强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Micro Well Electronic Technology Co Ltd
Original Assignee
Shanghai Micro Well Electronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Micro Well Electronic Technology Co Ltd filed Critical Shanghai Micro Well Electronic Technology Co Ltd
Priority to CN201810622082.1A priority Critical patent/CN108598100B/en
Publication of CN108598100A publication Critical patent/CN108598100A/en
Application granted granted Critical
Publication of CN108598100B publication Critical patent/CN108598100B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/80Constructional details of image sensors
    • H10F39/803Pixels having integrated switching, control, storage or amplification elements
    • H10F39/8037Pixels having integrated switching, control, storage or amplification elements the integrated elements comprising a transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/011Manufacture or treatment of image sensors covered by group H10F39/12
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/011Manufacture or treatment of image sensors covered by group H10F39/12
    • H10F39/024Manufacture or treatment of image sensors covered by group H10F39/12 of coatings or optical elements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/10Integrated devices
    • H10F39/12Image sensors
    • H10F39/18Complementary metal-oxide-semiconductor [CMOS] image sensors; Photodiode array image sensors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/80Constructional details of image sensors
    • H10F39/805Coatings
    • H10F39/8057Optical shielding
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F39/00Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
    • H10F39/80Constructional details of image sensors
    • H10F39/806Optical elements or arrangements associated with the image sensors
    • H10F39/8067Reflectors

Landscapes

  • Solid State Image Pick-Up Elements (AREA)

Abstract

本发明公开了一种减小存储节点漏光的全局像元结构,包括设于衬底上的光电二极管、传输管和复位管,以及形成于传输管和复位管之间的所述衬底上的存储节点;其中,所述传输管上、复位管上和存储节点上覆盖有金属掩蔽层,所述存储节点上连接有接触孔,所述接触孔穿过金属掩蔽层设置,并与所述金属掩蔽层之间形成间隙,所述间隙中充满绝缘反射层,使金属掩蔽层和接触孔两者之间的漏光间隙被绝缘反射层填充,因此保证了入射光线无法进入存储节点的电荷存储区,减小了CMOS图像传感器全局像素单元存储节点的漏光问题,同时保证了金属掩蔽层和接触孔之间的电学隔离。本发明还公开了一种减小存储节点漏光的全局像元结构的制作方法。

The invention discloses a global pixel structure for reducing light leakage of a storage node, which includes a photodiode, a transfer transistor and a reset transistor arranged on a substrate, and a photodiode formed on the substrate between the transfer transistor and the reset transistor. storage node; wherein, the transmission tube, the reset tube and the storage node are covered with a metal masking layer, the storage node is connected with a contact hole, and the contact hole is set through the metal masking layer, and is connected to the metal A gap is formed between the masking layers, and the gap is filled with an insulating reflective layer, so that the light leakage gap between the metal masking layer and the contact hole is filled with the insulating reflective layer, thus ensuring that incident light cannot enter the charge storage area of the storage node, The light leakage problem of the storage node of the global pixel unit of the CMOS image sensor is reduced, and the electrical isolation between the metal masking layer and the contact hole is guaranteed at the same time. The invention also discloses a manufacturing method of the global pixel structure for reducing the light leakage of the storage node.

Description

一种减小存储节点漏光的全局像元结构及制作方法A global pixel structure and manufacturing method for reducing light leakage of storage nodes

技术领域technical field

本发明涉及CMOS图像传感器技术领域,更具体地,涉及一种可减小存储节点漏光的CMOS图像传感器全局像元结构及制作方法。The present invention relates to the technical field of CMOS image sensors, and more particularly, relates to a global pixel structure and a manufacturing method of a CMOS image sensor capable of reducing light leakage of storage nodes.

背景技术Background technique

图像传感器是指将光信号转换为电信号的装置,通常大规模商用的图像传感器芯片包括电荷耦合器件(CCD)和互补金属氧化物半导体(CMOS)图像传感器芯片两大类。An image sensor refers to a device that converts optical signals into electrical signals. Generally, large-scale commercial image sensor chips include charge-coupled device (CCD) and complementary metal-oxide semiconductor (CMOS) image sensor chips.

CMOS图像传感器和传统的CCD传感器相比,具有低功耗、低成本以及与CMOS工艺相兼容等特点,因此得到越来越广泛的应用。现在CMOS图像传感器不仅已应用于消费电子领域,例如微型数码相机(DSC),手机摄像头,摄像机和数码单反(DSLR)中,而且在汽车电子,监控,生物技术和医学等领域也得到了广泛的应用。Compared with traditional CCD sensors, CMOS image sensors have the characteristics of low power consumption, low cost, and compatibility with CMOS technology, so they are more and more widely used. Now CMOS image sensors have not only been used in the field of consumer electronics, such as miniature digital cameras (DSC), mobile phone cameras, video cameras and digital single-lens reflex cameras (DSLR), but also in automotive electronics, monitoring, biotechnology and medicine. application.

CMOS图像传感器的像素单元是图像传感器实现感光的核心器件,最常用的像素单元为包含一个光电二极管和四个晶体管的有源像素结构。在这些器件中,光电二极管是感光单元,实现对光线的收集和光电转换;其它的MOS晶体管是控制单元,主要实现对光电二极管的选中,复位,信号放大和读出的控制。一个像素单元中MOS晶体管的多少,决定了非感光区域所占的面积大小。上述包含四个晶体管的像素结构通常称为4T像素单元。The pixel unit of a CMOS image sensor is the core device for the image sensor to realize light sensing. The most commonly used pixel unit is an active pixel structure including a photodiode and four transistors. In these devices, the photodiode is a photosensitive unit, which realizes light collection and photoelectric conversion; other MOS transistors are control units, which mainly realize the control of photodiode selection, reset, signal amplification and readout. The number of MOS transistors in a pixel unit determines the area occupied by the non-photosensitive area. The above-mentioned pixel structure including four transistors is generally called a 4T pixel unit.

在数码相机中通常有两种快门控制方式:即机械快门和电子快门。机械快门通过安装在CMOS图像传感器前面的机械件的开合来控制曝光时间;电子快门通过像素单元的时序控制来改变积分时间,从而达到控制曝光时间的目的。由于机械快门需要机械件,会占用数码相机的面积,因此不适用于便携式的数码相机。对于视频监控应用而言,由于通常是进行视频采集,因此,一般采用电子快门控制曝光时间。其中电子快门又分为两种:即卷帘式和全局曝光式。卷帘式电子快门的每行之间的曝光时间是不一致的,在拍摄高速物体时容易造成拖影现象;而全局曝光式电子快门的每一行在同一时间曝光,然后同时将电荷信号存储在像素单元的存储节点,最后将存储节点的信号逐行输出。全局曝光式电子快门由于所有行在同一时间进行曝光,所以不会造成拖影现象。There are usually two kinds of shutter control modes in digital cameras: the mechanical shutter and the electronic shutter. The mechanical shutter controls the exposure time by opening and closing the mechanical parts installed in front of the CMOS image sensor; the electronic shutter changes the integration time through the timing control of the pixel unit, so as to achieve the purpose of controlling the exposure time. Because the mechanical shutter needs mechanical parts, it will occupy the area of the digital camera, so it is not suitable for portable digital cameras. For video surveillance applications, since video acquisition is usually performed, an electronic shutter is generally used to control the exposure time. Among them, the electronic shutter is divided into two types: the rolling shutter type and the global exposure type. The exposure time between each line of the rolling shutter electronic shutter is inconsistent, which is easy to cause smear phenomenon when shooting high-speed objects; while each line of the global exposure electronic shutter is exposed at the same time, and then the charge signal is stored in the pixel at the same time The storage node of the unit, and finally output the signal of the storage node row by row. Global exposure type electronic shutter does not cause smear phenomenon because all lines are exposed at the same time.

随着CMOS图像传感器在工业、车载、道路监控和高速相机中越来越广泛的应用,对于可以捕捉高速运动物体图像的图像传感器的需求进一步提高。为了监控高速物体,CMOS图像传感器需要使用全局曝光的像素单元(简称全局像元),而全局曝光像素单元中用于存储电荷信号的存储节点对于光源的寄生响应是一个非常重要的指标。在实际应用中,根据每个像素单元使用晶体管的数目,全局曝光像素单元有4T、5T、6T、8T和12T等。With the increasing application of CMOS image sensors in industry, vehicles, road monitoring and high-speed cameras, the demand for image sensors that can capture images of high-speed moving objects has further increased. In order to monitor high-speed objects, CMOS image sensors need to use globally exposed pixel units (referred to as global pixels), and the storage nodes used to store charge signals in globally exposed pixel units are a very important indicator of the parasitic response to light sources. In practical applications, according to the number of transistors used in each pixel unit, there are 4T, 5T, 6T, 8T, and 12T pixel units for global exposure.

请参阅图1,图1是现有的一种5T全局曝光像素单元的版图结构。如图1所示,5T全局曝光像素单元中的电荷存储节点12就是传输管11和复位管13之间的结电容。存储节点的寄生光响应是指存储节点电容由于漏光而产生的寄生响应,对于像素单元而言,入射到像素单元表面的光线由于折射和散射而不能全部聚焦到光电二极管10表面,有部分光线可能入射到存储节点12上,存储节点12在入射光的照射下也可以像光电二极管10一样产生光电响应。由于入射光的照射而在存储节点12上产生的电荷,会影响原来存储在存储节点12上的由光电二极管10产生的电压信号,造成了信号的失真。为了减小存储节点的光源寄生响应,在存储节点上面就需要使用完全不透光的金属屏蔽层来防止入射光线的影响。Please refer to FIG. 1 . FIG. 1 is an existing layout structure of a 5T global exposure pixel unit. As shown in FIG. 1 , the charge storage node 12 in the 5T global exposure pixel unit is the junction capacitance between the transfer transistor 11 and the reset transistor 13 . The parasitic light response of the storage node refers to the parasitic response of the storage node capacitance due to light leakage. For the pixel unit, the light incident on the surface of the pixel unit cannot be fully focused on the surface of the photodiode 10 due to refraction and scattering, and some light may Incident to the storage node 12, the storage node 12 can also generate a photoelectric response like the photodiode 10 under the irradiation of the incident light. The charge generated on the storage node 12 due to the irradiation of incident light will affect the voltage signal originally stored on the storage node 12 and generated by the photodiode 10 , resulting in signal distortion. In order to reduce the parasitic response of the light source of the storage node, it is necessary to use a completely opaque metal shielding layer on the storage node to prevent the influence of incident light.

请参阅图2,图2是沿图1中A-B方向的全局像元结构截面图。如图2所示,同普通CMOS工艺相比,为了防止全局像元的寄生光响应,常规全局像素单元在层间介质16中设有一层额外形成的金属掩蔽层17。这层金属掩蔽层17通常使用不透光的钨、铝和铜等金属或氮化钽、氮化钽等金属化合物材料制作。由于金属掩蔽层17大面积覆盖着传输管11、复位管13和存储节点12,为了避免传输管11、复位管13和存储节点12上在像元工作过程中相互串扰,全部金属掩蔽层17通过金属互连最终接地;同时,存储节点12通过接触孔15连接到金属互连层14。Please refer to FIG. 2 . FIG. 2 is a cross-sectional view of the global pixel structure along the direction A-B in FIG. 1 . As shown in FIG. 2 , compared with the common CMOS process, in order to prevent the parasitic photoresponse of the global pixel unit, the conventional global pixel unit is provided with an additional layer of metal masking layer 17 formed in the interlayer dielectric 16 . The metal masking layer 17 is usually made of opaque metals such as tungsten, aluminum and copper, or metal compound materials such as tantalum nitride and tantalum nitride. Since the metal masking layer 17 covers the transmission tube 11, the reset tube 13, and the storage node 12 in a large area, in order to avoid crosstalk between the transmission tube 11, the reset tube 13, and the storage node 12 during the operation of the pixel, all the metal masking layers 17 pass through The metal interconnection is finally grounded; meanwhile, the storage node 12 is connected to the metal interconnection layer 14 through the contact hole 15 .

在上述全局像元结构中,由于存储节点12在工作过程中是一个不断变化的动态信号,因此存储节点12上的接触孔15和金属掩蔽层17不能连接,而必须保持一定的间距。由此在存储节点12上就形成了漏光间隙18。在漏光间隙18位置没有金属掩蔽层17或接触孔15的覆盖,因此入射光可以直接穿过漏光间隙18到达存储节点12,造成全局像元存储信号的失真和图像质量的下降。In the above global pixel structure, since the storage node 12 is a constantly changing dynamic signal during operation, the contact hole 15 on the storage node 12 and the metal mask layer 17 cannot be connected, but must maintain a certain distance. Thus, a light leakage gap 18 is formed on the storage node 12 . The position of the light leakage gap 18 is not covered by the metal masking layer 17 or the contact hole 15, so the incident light can directly pass through the light leakage gap 18 to reach the storage node 12, resulting in distortion of the global pixel storage signal and degradation of image quality.

发明内容Contents of the invention

本发明的目的在于克服现有技术存在的上述缺陷,提供一种减小存储节点漏光的全局像元结构及制作方法。The purpose of the present invention is to overcome the above-mentioned defects in the prior art, and provide a global pixel structure and a manufacturing method for reducing light leakage of storage nodes.

为实现上述目的,本发明的技术方案如下:To achieve the above object, the technical scheme of the present invention is as follows:

本发明提供了一种减小存储节点漏光的全局像元结构,包括设于衬底上的光电二极管、传输管和复位管,以及形成于传输管和复位管之间的所述衬底上的存储节点;其中,所述传输管上、复位管上和存储节点上覆盖有金属掩蔽层,所述存储节点上连接有接触孔,所述接触孔穿过金属掩蔽层设置,并与所述金属掩蔽层之间形成间隙,所述间隙中充满绝缘反射层。The present invention provides a global pixel structure for reducing light leakage of storage nodes, including a photodiode, a transfer transistor and a reset transistor arranged on a substrate, and a photodiode formed on the substrate between the transfer transistor and the reset transistor A storage node; wherein, the transmission tube, the reset tube and the storage node are covered with a metal masking layer, the storage node is connected with a contact hole, the contact hole is set through the metal masking layer, and is connected to the metal A gap is formed between the masking layers, and the gap is filled with an insulating reflective layer.

进一步地,所述绝缘反射层为由多层绝缘介质互相堆叠形成的复合绝缘反射层结构。Further, the insulating reflective layer is a composite insulating reflective layer structure formed by stacking multiple layers of insulating media.

进一步地,所述复合绝缘反射层中任意相邻两层绝缘介质之间的折射率不同。Further, the refractive index between any two adjacent layers of insulating media in the composite insulating reflective layer is different.

进一步地,所述复合绝缘反射层中任意相邻两层绝缘介质之间的材质不同。Further, the materials between any two adjacent layers of insulating media in the composite insulating reflective layer are different.

进一步地,所述金属掩蔽层为单层结构或多层复合结构。Further, the metal masking layer is a single-layer structure or a multi-layer composite structure.

本发明还提供了一种减小存储节点漏光的全局像元结构的制作方法,包括以下步骤:The present invention also provides a method for making a global pixel structure that reduces light leakage of storage nodes, including the following steps:

提供一衬底,在所述衬底上形成光电二极管、传输管和复位管,以及在传输管和复位管之间的所述衬底上形成存储节点;providing a substrate, forming a photodiode, a transfer transistor, and a reset transistor on the substrate, and forming a storage node on the substrate between the transfer transistor and the reset transistor;

在所述衬底表面全片淀积金属掩蔽层材料,并将光电二极管上方的金属掩蔽层材料移除,同时在存储节点的上方形成金属掩蔽层开口,形成金属掩蔽层;Depositing a metal masking layer material on the surface of the substrate, removing the metal masking layer material above the photodiode, and forming an opening in the metal masking layer above the storage node to form a metal masking layer;

在所述衬底表面全片淀积绝缘反射层材料,将金属掩蔽层开口充满,并在存储节点上方形成绝缘反射层图形,使绝缘反射层图形尺寸大于金属掩蔽层开口尺寸;Depositing an insulating reflective layer material on the surface of the substrate to fill the opening of the metal masking layer, and forming an insulating reflective layer pattern above the storage node, so that the size of the insulating reflective layer pattern is larger than the size of the opening of the metal masking layer;

在所述衬底表面全片淀积层间介质,形成穿过绝缘反射层图形中并连接存储节点的接触孔图形;Depositing an interlayer dielectric on the entire surface of the substrate to form a contact hole pattern passing through the insulating reflection layer pattern and connecting the storage nodes;

进行接触孔的填充,形成接触孔,以及形成连接接触孔的后道金属互连层。The contact hole is filled, the contact hole is formed, and the subsequent metal interconnection layer connecting the contact hole is formed.

进一步地,所述衬底为在N型或P型硅衬底。Further, the substrate is an N-type or P-type silicon substrate.

进一步地,所述金属掩蔽层为由钛、氮化钛、钨、铝、铜、钴和镍中的一种或多种形成的单层结构或多层复合结构。Further, the metal masking layer is a single-layer structure or a multi-layer composite structure formed of one or more of titanium, titanium nitride, tungsten, aluminum, copper, cobalt and nickel.

进一步地,所述绝缘反射层为由氮化硅、二氧化硅、氮氧化硅、含氮碳化硅中的至少两种堆叠形成的复合绝缘反射层结构。Further, the insulating reflective layer is a composite insulating reflective layer structure formed by stacking at least two of silicon nitride, silicon dioxide, silicon oxynitride, and nitrogen-containing silicon carbide.

进一步地,所述复合绝缘反射层中任意相邻两层之间的材质或折射率不同。Further, the material or refractive index of any two adjacent layers in the composite insulating reflective layer is different.

从上述技术方案可以看出,本发明通过在常规全局像素单元的金属掩蔽层和接触孔之间插入绝缘反射层,使金属掩蔽层和接触孔两者之间的漏光间隙被绝缘反射层填充,并通过采用两层以上不同材质或折射率的绝缘介质膜的堆叠形成复合绝缘反射层,对入射光进行反射,因此保证了入射光线无法进入存储节点的电荷存储区,减小了CMOS图像传感器全局像素单元存储节点的漏光问题,同时保证了金属掩蔽层和接触孔之间的电学隔离,从而有效保证了全局曝光像素单元存储电容中信号的准确性,避免了输出信号的失真,使图像传感器最终能得到高质量的图像。It can be seen from the above technical scheme that the present invention inserts an insulating reflective layer between the metal masking layer and the contact hole of the conventional global pixel unit, so that the light leakage gap between the metal masking layer and the contact hole is filled with the insulating reflective layer, And by stacking more than two layers of insulating dielectric films with different materials or refractive indices to form a composite insulating reflective layer, the incident light is reflected, thus ensuring that the incident light cannot enter the charge storage area of the storage node, reducing the overall size of the CMOS image sensor. The light leakage problem of the pixel unit storage node ensures the electrical isolation between the metal masking layer and the contact hole, thereby effectively ensuring the accuracy of the signal in the global exposure pixel unit storage capacitor, avoiding the distortion of the output signal, and making the image sensor finally High-quality images can be obtained.

附图说明Description of drawings

图1是现有的一种5T全局曝光像素单元的版图结构示意图;FIG. 1 is a schematic diagram of a layout structure of an existing 5T global exposure pixel unit;

图2是沿图1中A-B方向的全局像元结构截面图;Fig. 2 is a cross-sectional view of the global pixel structure along the A-B direction in Fig. 1;

图3是本发明一较佳实施例的一种减小存储节点漏光的全局像元结构示意图;3 is a schematic diagram of a global pixel structure for reducing light leakage of storage nodes according to a preferred embodiment of the present invention;

图4-图12是本发明一较佳实施例的一种减小存储节点漏光的全局像元结构的制作方法的工艺步骤示意图。4-12 are schematic diagrams of process steps of a method for manufacturing a global pixel structure that reduces light leakage of storage nodes according to a preferred embodiment of the present invention.

具体实施方式Detailed ways

下面结合附图,对本发明的具体实施方式作进一步的详细说明。The specific embodiment of the present invention will be further described in detail below in conjunction with the accompanying drawings.

需要说明的是,在下述的具体实施方式中,在详述本发明的实施方式时,为了清楚地表示本发明的结构以便于说明,特对附图中的结构不依照一般比例绘图,并进行了局部放大、变形及简化处理,因此,应避免以此作为对本发明的限定来加以理解。It should be noted that, in the following specific embodiments, when describing the embodiments of the present invention in detail, in order to clearly show the structure of the present invention for the convenience of description, the structures in the drawings are not drawn according to the general scale, and are drawn Partial magnification, deformation and simplification are included, therefore, it should be avoided to be interpreted as a limitation of the present invention.

在以下本发明的具体实施方式中,请参阅图3,图3是本发明一较佳实施例的一种减小存储节点漏光的全局像元结构示意图。如图3所示,本发明的一种减小存储节点漏光的全局像元结构,包括设置在衬底20上的光电二极管21、传输管23和复位管27,以及形成于传输管23和复位管27之间的衬底20上的存储节点29。其中,电荷存储节点29就是传输管23和复位管27之间的结电容。在衬底20上可设有层间介质22;层间介质22将传输管23和复位管27覆盖在其中。In the following specific implementation manner of the present invention, please refer to FIG. 3 . FIG. 3 is a schematic diagram of a global pixel structure for reducing light leakage of storage nodes in a preferred embodiment of the present invention. As shown in FIG. 3 , a global pixel structure for reducing light leakage of a storage node in the present invention includes a photodiode 21, a transfer transistor 23 and a reset transistor 27 arranged on a substrate 20, and a photodiode 21 formed on the transfer transistor 23 and a reset transistor 27. Storage nodes 29 on substrate 20 between tubes 27 . Wherein, the charge storage node 29 is the junction capacitance between the transfer transistor 23 and the reset transistor 27 . An interlayer dielectric 22 may be disposed on the substrate 20; the interlayer dielectric 22 covers the transmission tube 23 and the reset tube 27 therein.

请参阅图3。在层间介质22中设有一层金属掩蔽层24;金属掩蔽层24覆盖在传输管23上、复位管27上和存储节点29上。See Figure 3. A metal masking layer 24 is provided in the interlayer dielectric 22 ; the metal masking layer 24 covers the transmission tube 23 , the reset tube 27 and the storage node 29 .

在存储节点29上连接设有接触孔25;接触孔25穿过金属掩蔽层24设置,并与金属掩蔽层24之间形成间隙30。此间隙30在常规全局像素单元中构成了金属掩蔽层24和存储节点29上的接触孔25之间的漏光间隙(请参考图2中的漏光间隙18),因而需要消除该漏光间隙30,防止入射光线通过漏光间隙30进入存储节点29的电荷存储区。A contact hole 25 is connected to the storage node 29 ; the contact hole 25 is disposed through the metal mask layer 24 and forms a gap 30 with the metal mask layer 24 . This gap 30 constitutes the light leakage gap between the metal mask layer 24 and the contact hole 25 on the storage node 29 in the conventional global pixel unit (please refer to the light leakage gap 18 in FIG. Incident light enters the charge storage region of the storage node 29 through the light leakage gap 30 .

请继续参阅图3。由于全局像素单元的金属掩蔽层24和接触孔25之间不能有电学连接,因此上述漏光间隙30中不能使用常规的金属层来进行对入射光的屏蔽。本发明采用在间隙30中填充满(或者可以是插入或嵌入)绝缘反射层28的方式来隔绝入射光。Please continue with Figure 3. Since there is no electrical connection between the metal masking layer 24 and the contact hole 25 of the global pixel unit, conventional metal layers cannot be used in the light leakage gap 30 to shield incident light. In the present invention, incident light is isolated by filling (or inserting or embedding) the insulating reflective layer 28 in the gap 30 .

绝缘反射层28可以是由多层绝缘介质互相堆叠形成的复合绝缘反射层28结构。常规的单层绝缘介质通常都是透光的,但同时多层绝缘介质膜进行互相堆叠可以实现对大部分入射光的反射。复合绝缘介质膜对入射光的反射取决于介质膜之间折射率的不同,两种介质膜的折射率差别越大,其对入射光的反射率就越高,例如使用氮化硅膜和氧化膜时,两者之间的折射率差别就较大,由它们形成的复合膜就可以大幅反射入射光。也可以使用碳化硅、氮氧化硅等其它绝缘介质膜。The insulating reflective layer 28 may be a composite insulating reflective layer 28 structure formed by stacking multiple layers of insulating media. Conventional single-layer insulating media are usually light-transmitting, but at the same time, stacking multiple insulating dielectric films can reflect most of the incident light. The reflection of the incident light by the composite insulating dielectric film depends on the difference in the refractive index between the dielectric films. The greater the difference in the refractive index of the two dielectric films, the higher the reflectivity of the incident light. For example, the use of silicon nitride film and oxide When the film is used, the difference in refractive index between the two is relatively large, and the composite film formed by them can greatly reflect the incident light. Other insulating dielectric films such as silicon carbide and silicon oxynitride can also be used.

因此,复合绝缘反射层28中任意相邻两层绝缘介质之间的折射率不同。或者,复合绝缘反射层28中任意相邻两层绝缘介质之间的材质不同。通过将几种不同折射率或不同材质的绝缘膜进行堆叠,就可以大幅反射入射光,减小全局像元存储节点29存在的漏光问题。Therefore, the refractive index between any two adjacent layers of insulating media in the composite insulating reflective layer 28 is different. Alternatively, the materials between any two adjacent layers of insulating media in the composite insulating reflective layer 28 are different. By stacking several insulating films with different refractive indices or different materials, the incident light can be greatly reflected and the light leakage problem existing in the global pixel storage node 29 can be reduced.

在常规全局像素单元的金属掩蔽层24和接触孔25之间的漏光间隙30中插入复合绝缘反射层28后,不但使得大部分入射光在复合绝缘层中被反射,而且保证了存储节点29上的接触孔25和金属掩蔽层24之间的电学隔离。After the composite insulating reflective layer 28 is inserted in the light leakage gap 30 between the metal mask layer 24 and the contact hole 25 of the conventional global pixel unit, not only most of the incident light is reflected in the composite insulating layer, but also the storage node 29 is guaranteed Electrical isolation between the contact hole 25 and the metal masking layer 24.

金属掩蔽层24可以采用不透光的金属或金属化合物来形成单层结构或多层复合结构。金属掩蔽层24可通过金属互连层最终接地。存储节点29可通过接触孔25连接到金属互连层26。接触孔25也使用不透光的金属进行填充。The metal masking layer 24 can use an opaque metal or metal compound to form a single-layer structure or a multi-layer composite structure. Metal masking layer 24 may ultimately be grounded through a metal interconnect layer. The storage node 29 may be connected to the metal interconnection layer 26 through the contact hole 25 . The contact hole 25 is also filled with an opaque metal.

本发明的上述结构可用于4T、5T、6T、8T和12T等各种需要存储电容的全局像元结构中。The above-mentioned structure of the present invention can be used in various global pixel structures requiring storage capacitors such as 4T, 5T, 6T, 8T and 12T.

下面通过具体实施方式及附图,对本发明的一种减小存储节点漏光的全局像元结构的制作方法进行详细说明。A method for manufacturing a global pixel structure that reduces light leakage of storage nodes according to the present invention will be described in detail below through specific implementation methods and accompanying drawings.

请参阅图4-图12,图4-图12是本发明一较佳实施例的一种减小存储节点漏光的全局像元结构的制作方法的工艺步骤示意图。如图4-图12所示,本发明的一种减小存储节点漏光的全局像元结构的制作方法,可用于制作上述的减小存储节点漏光的全局像元结构,并可包括以下步骤:Please refer to FIG. 4-FIG. 12. FIG. 4-FIG. 12 are schematic diagrams of process steps of a manufacturing method of a global pixel structure that reduces light leakage of storage nodes according to a preferred embodiment of the present invention. As shown in Figures 4-12, a manufacturing method of the global pixel structure for reducing light leakage of storage nodes according to the present invention can be used to manufacture the above-mentioned global pixel structure for reducing light leakage of storage nodes, and may include the following steps:

如图4所示,首先提供一衬底20,例如可以是N型或P型硅衬底20。在N型或P型硅衬底20上使用常规CMOS图像传感器工艺,形成光电二极管21、传输管23和复位管27,以及在传输管23和复位管27之间的衬底20上形成存储节点29;包括形成常规传输管23和复位管27的栅氧、多晶栅极和侧墙等。As shown in FIG. 4 , firstly, a substrate 20 is provided, for example, an N-type or P-type silicon substrate 20 . Using a conventional CMOS image sensor process on an N-type or P-type silicon substrate 20, a photodiode 21, a transfer transistor 23, and a reset transistor 27 are formed, and a storage node is formed on the substrate 20 between the transfer transistor 23 and the reset transistor 27. 29 : Including the gate oxide, polycrystalline gate and sidewalls forming the conventional transfer transistor 23 and reset transistor 27 .

其次如图5所示,在硅衬底20表面全片淀积金属掩蔽层材料24’。金属掩蔽层材料24’可以使用CMOS工艺中常规的金属或金属化合物材料来形成,包括钛、氮化钛、钨、铝、铜、钴和镍等金属或金属化合物材料中的一种或数种,形成单层结构或多层复合结构。Next, as shown in FIG. 5 , a metal masking layer material 24' is deposited on the entire surface of the silicon substrate 20. The metal masking layer material 24' can be formed using conventional metal or metal compound materials in the CMOS process, including one or more of metal or metal compound materials such as titanium, titanium nitride, tungsten, aluminum, copper, cobalt, and nickel. , forming a single-layer structure or a multi-layer composite structure.

金属掩蔽层材料24’淀积的总厚度可在10埃到10000埃之间。Metal masking layer material 24' may be deposited to a total thickness between 10 Angstroms and 10,000 Angstroms.

再次如图6所示,进行金属掩蔽层的光刻和刻蚀,将光电二极管21上方的金属掩蔽层材料24’移除,同时在存储节点29的上方形成金属掩蔽层开口31,从而形成金属掩蔽层24图形。As shown in FIG. 6 again, photolithography and etching of the metal masking layer are performed to remove the metal masking layer material 24' above the photodiode 21, and at the same time form a metal masking layer opening 31 above the storage node 29, thereby forming a metal masking layer. The masking layer 24 is patterned.

接着如图7所示,在硅衬底20表面全片淀积绝缘反射层材料28’,例如可以是在整片硅片衬底20上进行复合绝缘反射层材料28’的淀积。复合绝缘反射层可采用氮化硅、二氧化硅、氮氧化硅、含氮碳化硅等材料中的至少两种材料堆叠形成。并且,形成的复合绝缘反射层中任意相邻两层之间的材质或折射率不同。通过使用两种以上折射率有较大差别的绝缘介质膜进行堆叠,可以对入射光进行有效地反射。Next, as shown in FIG. 7 , an insulating reflective layer material 28' is deposited on the entire surface of the silicon substrate 20, for example, a composite insulating reflective layer material 28' may be deposited on the entire silicon wafer substrate 20. The composite insulating reflection layer can be formed by stacking at least two materials among materials such as silicon nitride, silicon dioxide, silicon oxynitride, and nitrogen-containing silicon carbide. Moreover, the material or refractive index between any two adjacent layers in the formed composite insulating reflection layer is different. Incident light can be effectively reflected by stacking two or more insulating dielectric films with large differences in refractive index.

利用淀积的复合绝缘反射层材料28’,将金属掩蔽层开口31充满。The opening 31 of the metal masking layer is filled with the deposited compound insulating reflective layer material 28'.

随后如图8所示,对复合绝缘反射层材料28’进行光刻和刻蚀,在存储节点29上方形成复合绝缘反射层28图形。刻蚀后剩余的复合绝缘反射层28图形的尺寸要大于金属掩蔽层开口31的尺寸,以便将金属掩蔽层开口31完全封闭。Subsequently, as shown in FIG. 8 , photolithography and etching are performed on the material 28' of the composite insulating reflective layer, and a pattern of the composite insulating reflective layer 28 is formed above the storage node 29. The size of the pattern of the composite insulating reflective layer 28 remaining after etching is greater than the size of the opening 31 of the metal masking layer, so as to completely seal the opening 31 of the metal masking layer.

然后如图9所示,在硅衬底20表面全片淀积层间介质22,例如可以使用二氧化硅、低介电常数介质等材料作为层间介质22,使传输管23、复位管27和复合绝缘反射层28等器件结构完全掩盖在其中。Then as shown in FIG. 9, an interlayer dielectric 22 is deposited on the surface of the silicon substrate 20. For example, materials such as silicon dioxide and a low dielectric constant medium can be used as the interlayer dielectric 22, so that the transmission tube 23 and the reset tube 27 Device structures such as the compound insulating reflective layer 28 and the like are completely covered therein.

随后,如图10所示,进行接触孔的光刻和刻蚀,通过接触孔刻蚀,将接触孔下方的复合绝缘反射层材料28’移除,保留接触孔25和金属掩蔽层24之间的复合绝缘反射层材料28’,形成穿过绝缘反射层28图形中并连接存储节点29的接触孔开口25’图形。Subsequently, as shown in FIG. 10 , the photolithography and etching of the contact hole are carried out, and the composite insulating reflective layer material 28 ′ under the contact hole is removed by etching the contact hole, and the gap between the contact hole 25 and the metal masking layer 24 remains. The composite insulating reflection layer material 28 ′ forms a contact hole opening 25 ′ pattern passing through the insulating reflection layer 28 pattern and connecting to the storage node 29 .

最后进入常规CMOS工艺,如图11所示,通过淀积和化学机械抛光实现接触孔的填充,接触孔填充的物质可以为钛、氮化钛和钨等不透光的金属和金属化合物,接触孔开口25’在填充金属或金属化合物后,就形成了接触孔25。Finally enter the conventional CMOS process, as shown in Figure 11, the filling of the contact hole is realized by deposition and chemical mechanical polishing. The contact hole 25 is formed after the hole opening 25' is filled with metal or metal compound.

结合图3可以看出,原存在于金属掩蔽层24和接触孔25之间的间隙30,已由于复合绝缘反射层材料28’在金属掩蔽层开口31中的填充而不复存在。It can be seen from FIG. 3 that the gap 30 that originally existed between the metal masking layer 24 and the contact hole 25 no longer exists due to the filling of the compound insulating reflective layer material 28' in the opening 31 of the metal masking layer.

如图12所示,在层间介质22上淀积金属互连材料,例如金属铜,然后通过光刻和刻蚀,形成连接接触孔25的后道金属互连层26,从而形成图3的减小存储节点漏光的全局像元结构。As shown in FIG. 12, a metal interconnection material, such as metal copper, is deposited on the interlayer dielectric 22, and then through photolithography and etching, a subsequent metal interconnection layer 26 connecting the contact hole 25 is formed, thereby forming the metal interconnection layer 26 of FIG. Global pixel structure to reduce light leakage of storage nodes.

综上所述,本发明通过在常规全局像素单元的金属掩蔽层和接触孔之间插入绝缘反射层,使金属掩蔽层和接触孔两者之间的漏光间隙被绝缘反射层填充,并通过采用两层以上不同材质或折射率的绝缘介质膜的堆叠形成复合绝缘反射层,对入射光进行反射,因此保证了入射光线无法进入存储节点的电荷存储区,减小了CMOS图像传感器全局像素单元存储节点的漏光问题,同时保证了金属掩蔽层和接触孔之间的电学隔离,从而有效保证了全局曝光像素单元存储电容中信号的准确性,避免了输出信号的失真,使图像传感器最终能得到高质量的图像。In summary, the present invention inserts an insulating reflective layer between the metal masking layer and the contact hole of the conventional global pixel unit, so that the light leakage gap between the metal masking layer and the contact hole is filled with the insulating reflective layer, and by using The stacking of more than two layers of insulating dielectric films of different materials or refractive indices forms a composite insulating reflective layer that reflects incident light, thus ensuring that incident light cannot enter the charge storage area of the storage node, reducing the global pixel unit storage capacity of the CMOS image sensor. At the same time, it ensures the electrical isolation between the metal masking layer and the contact hole, thereby effectively ensuring the accuracy of the signal in the storage capacitor of the global exposure pixel unit, avoiding the distortion of the output signal, and finally enabling the image sensor to obtain high quality images.

以上的仅为本发明的优选实施例,实施例并非用以限制本发明的专利保护范围,因此凡是运用本发明的说明书及附图内容所作的等同结构变化,同理均应包含在本发明的保护范围内。The above are only preferred embodiments of the present invention, and the embodiments are not intended to limit the scope of patent protection of the present invention. Therefore, all equivalent structural changes made by using the description and accompanying drawings of the present invention should be included in the scope of the present invention in the same way. within the scope of protection.

Claims (10)

1. a kind of global pixel structure reducing memory node light leakage, which is characterized in that include two pole of photoelectricity on substrate Pipe, transfer tube and reset transistor, and the memory node that is formed on the substrate between transfer tube and reset transistor;Wherein, institute It states on transfer tube, be covered with metal shadowing layer in reset transistor and on memory node, contact hole, institute are connected on the memory node It states contact hole across metal shadowing layer to be arranged, and forms gap between the metal shadowing layer, full of insulation in the gap Reflecting layer.
2. the global pixel structure according to claim 1 for reducing memory node light leakage, which is characterized in that the insulation is anti- It is the compound inslation reflection layer structure for stacking formation mutually by multilayer insulation medium to penetrate layer.
3. the global pixel structure according to claim 2 for reducing memory node light leakage, which is characterized in that described compound exhausted Refractive index in edge reflecting layer between two layers of dielectric of arbitrary neighborhood is different.
4. the global pixel structure according to claim 2 for reducing memory node light leakage, which is characterized in that described compound exhausted Material in edge reflecting layer between two layers of dielectric of arbitrary neighborhood is different.
5. the global pixel structure according to claim 1 for reducing memory node light leakage, which is characterized in that the metal is covered It is single layer structure or multi-layer compound structure to cover layer.
6. a kind of production method for the global pixel structure reducing memory node light leakage, which is characterized in that include the following steps:
One substrate is provided, forms photodiode, transfer tube and reset transistor over the substrate, and in transfer tube and reset transistor Between the substrate on form memory node;
Metal shadowing layer material is deposited in the substrate surface full sheet, and the metal shadowing layer material above photodiode is moved It removes, while metal shadowing layer opening is formed in the top of memory node, form metal shadowing layer;
Dielectric reflective layer material is deposited in the substrate surface full sheet, metal shadowing layer opening is full of, and on memory node It is rectangular at dielectric reflective layer pattern, so that insulative reflective layer dimension of picture is more than metal shadowing layer opening size;
Inter-level dielectric is deposited in the substrate surface full sheet, is formed in dielectric reflective layer pattern and connects connecing for memory node Contact hole figure;
The filling of contact hole is carried out, forms contact hole, and form the rear road metal interconnecting layer of connection contact hole.
7. the global pixel structure according to claim 6 for reducing memory node light leakage, which is characterized in that the substrate is In N-type or P-type silicon substrate.
8. the global pixel structure according to claim 6 for reducing memory node light leakage, which is characterized in that the metal is covered It is the single layer structure or multi-layer compound structure by one or more formation in titanium, titanium nitride, tungsten, aluminium, copper, cobalt and nickel to cover layer.
9. the global pixel structure according to claim 6 for reducing memory node light leakage, which is characterized in that the insulation is anti- Layer is penetrated to be by silicon nitride, silica, silicon oxynitride, stack the compound inslation formed reflection containing at least two in fire sand Layer structure.
10. the global pixel structure according to claim 9 for reducing memory node light leakage, which is characterized in that described compound Material or refractive index in insulative reflective layer between two layers of arbitrary neighborhood is different.
CN201810622082.1A 2018-06-15 2018-06-15 Global pixel structure for reducing light leakage of storage node and manufacturing method Active CN108598100B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810622082.1A CN108598100B (en) 2018-06-15 2018-06-15 Global pixel structure for reducing light leakage of storage node and manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810622082.1A CN108598100B (en) 2018-06-15 2018-06-15 Global pixel structure for reducing light leakage of storage node and manufacturing method

Publications (2)

Publication Number Publication Date
CN108598100A true CN108598100A (en) 2018-09-28
CN108598100B CN108598100B (en) 2020-10-02

Family

ID=63627881

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810622082.1A Active CN108598100B (en) 2018-06-15 2018-06-15 Global pixel structure for reducing light leakage of storage node and manufacturing method

Country Status (1)

Country Link
CN (1) CN108598100B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109494232A (en) * 2018-10-17 2019-03-19 上海微阱电子科技有限公司 A kind of light leakage cmos image sensor overall situation pixel structure and forming method
CN109830493A (en) * 2019-02-28 2019-05-31 上海集成电路研发中心有限公司 A kind of global pixel structure and its manufacturing method improving parasitic photoresponse
CN110098212A (en) * 2019-05-14 2019-08-06 德淮半导体有限公司 A kind of imaging sensor and preparation method thereof
CN110289274A (en) * 2019-04-29 2019-09-27 德淮半导体有限公司 Image sensor and method of making the same
TWI685959B (en) * 2019-01-07 2020-02-21 力晶積成電子製造股份有限公司 Image sensor and manufacturing method therefore
TWI714266B (en) * 2019-09-18 2020-12-21 力晶積成電子製造股份有限公司 Image sensor

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0650198A1 (en) * 1993-09-28 1995-04-26 Sony Corporation Solid-state image device and method of manufacturing thereof
US20070102738A1 (en) * 2005-11-09 2007-05-10 International Business Machines Corporation Light shield for cmos imager
CN101546776A (en) * 2009-05-08 2009-09-30 北京思比科微电子技术有限公司 Circuit structure of CMOS image sensor and manufacturing method thereof
CN106531753A (en) * 2015-09-11 2017-03-22 佳能株式会社 Image pickup device and method for manufacturing image pickup device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0650198A1 (en) * 1993-09-28 1995-04-26 Sony Corporation Solid-state image device and method of manufacturing thereof
US20070102738A1 (en) * 2005-11-09 2007-05-10 International Business Machines Corporation Light shield for cmos imager
CN101546776A (en) * 2009-05-08 2009-09-30 北京思比科微电子技术有限公司 Circuit structure of CMOS image sensor and manufacturing method thereof
CN106531753A (en) * 2015-09-11 2017-03-22 佳能株式会社 Image pickup device and method for manufacturing image pickup device

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109494232A (en) * 2018-10-17 2019-03-19 上海微阱电子科技有限公司 A kind of light leakage cmos image sensor overall situation pixel structure and forming method
TWI685959B (en) * 2019-01-07 2020-02-21 力晶積成電子製造股份有限公司 Image sensor and manufacturing method therefore
CN109830493A (en) * 2019-02-28 2019-05-31 上海集成电路研发中心有限公司 A kind of global pixel structure and its manufacturing method improving parasitic photoresponse
CN110289274A (en) * 2019-04-29 2019-09-27 德淮半导体有限公司 Image sensor and method of making the same
CN110098212A (en) * 2019-05-14 2019-08-06 德淮半导体有限公司 A kind of imaging sensor and preparation method thereof
TWI714266B (en) * 2019-09-18 2020-12-21 力晶積成電子製造股份有限公司 Image sensor

Also Published As

Publication number Publication date
CN108598100B (en) 2020-10-02

Similar Documents

Publication Publication Date Title
CN108598100B (en) Global pixel structure for reducing light leakage of storage node and manufacturing method
CN106229322B (en) A back-illuminated stacked global exposure pixel unit structure and its forming method
TWI823157B (en) Method for forming led flickering reduction (lfr) film for hdr image sensor and image sensor having same
Teranishi et al. Evolution of optical structure in image sensors
CN107240593B (en) Stacked global exposure pixel unit structure and forming method thereof
CN101814515B (en) Solid-state image pickup apparatus and electronic apparatus
WO2019130820A1 (en) Imaging element and imaging device
CN106098714A (en) Back-illuminated type overall situation exposing pixels cellular construction and manufacture method
CN107195648B (en) Low-noise high-sensitivity global pixel unit structure and forming method thereof
CN108847418A (en) A kind of image sensor structure and forming method enhancing near-infrared quantum efficiency
CN110429091B (en) Global pixel structure with light blocking structure and forming method
CN111463225B (en) Global shutter image sensor unit and preparation method thereof
CN111129053B (en) Pixel unit structure of CMOS image sensor and forming method
JP2013168546A (en) Image sensor, method of manufacturing the same, and electronic apparatus
CN110299374A (en) A kind of global pixel cell structure and forming method reducing parasitic photoresponse
CN109148497B (en) Global pixel structure for preventing parasitic light response and forming method
CN105762160B (en) Back-illuminated global pixel unit structure and preparation method thereof
CN108520885A (en) Image sensor and method of forming the same
CN104282628B (en) A kind of preparation method of cmos image sensor overall situation pixel storage capacitance
CN109411493B (en) Structure and formation method of a light-leakage-proof global pixel unit
CN109494232B (en) A global pixel structure and formation method of an anti-light leakage CMOS image sensor
CN107680977B (en) Back-illuminated pixel unit structure for reducing dark current and forming method thereof
CN110707113B (en) A kind of global exposure pixel unit and preparation method thereof
CN106409850A (en) 3D global pixel unit and preparation method thereof
CN104576765B (en) Anti-leakage light storage capacitor structure and preparation method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant