[go: up one dir, main page]

CN108492761B - Display panel and electronic equipment - Google Patents

Display panel and electronic equipment Download PDF

Info

Publication number
CN108492761B
CN108492761B CN201810274000.9A CN201810274000A CN108492761B CN 108492761 B CN108492761 B CN 108492761B CN 201810274000 A CN201810274000 A CN 201810274000A CN 108492761 B CN108492761 B CN 108492761B
Authority
CN
China
Prior art keywords
electrostatic discharge
display panel
pixels
column
row
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810274000.9A
Other languages
Chinese (zh)
Other versions
CN108492761A (en
Inventor
金慧俊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai AVIC Optoelectronics Co Ltd
Original Assignee
Shanghai AVIC Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai AVIC Optoelectronics Co Ltd filed Critical Shanghai AVIC Optoelectronics Co Ltd
Priority to CN201810274000.9A priority Critical patent/CN108492761B/en
Publication of CN108492761A publication Critical patent/CN108492761A/en
Application granted granted Critical
Publication of CN108492761B publication Critical patent/CN108492761B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Abstract

The embodiment of the invention discloses a display panel and an electronic device, wherein the display panel comprises: the display device comprises a display area and a non-display area surrounding the display area, wherein the display area comprises a first special-shaped corner, a second special-shaped corner and a first side shared by the first special-shaped corner and the second special-shaped corner, the non-display area comprises a peripheral driving circuit and a plurality of electrostatic discharge circuits, the peripheral driving circuit and the first side are located on the same side of the display area, and the plurality of electrostatic discharge circuits are close to the display area and are sequentially arranged along the shapes of the first special-shaped corner, the first side and the second special-shaped corner respectively. According to the embodiment of the invention, the electrostatic discharge circuit is arranged along the shapes of the first special-shaped corner, the first side edge and the second special-shaped corner, so that the size of a frame area for arranging the peripheral driving circuit is not additionally increased; the electrostatic discharge circuit is not arranged in the upper arc-shaped frame area, so that the size of the upper frame area can be reduced, and the narrow frame of the upper frame is realized while the electrostatic damage of the signal lines of the display panel is avoided.

Description

Display panel and electronic equipment
Technical Field
The present invention relates to display technologies, and in particular, to a display panel and an electronic device.
Background
With the development of display technology, the demands of users are more and more diversified and personalized. The traditional rectangular display panel is difficult to meet the requirements of users, so that the overall screen becomes the development direction of the current display panel, and a groove (notch) and an arc-shaped frame are additionally arranged in the upper frame area of the overall screen display panel.
At present, in order to protect the signal lines of the display panel from being damaged by electrostatic shock, the upper and lower frame regions of the display panel are provided with electrostatic discharge circuits to lead out the static electricity in the signal lines, and if the electrostatic discharge circuits are not arranged, the problems of flicker, greenness and the like of the display panel are easily caused. A notch is arranged in the upper frame area of the full-screen display panel, so that part of the electrostatic discharge circuit in the upper frame area is also arranged in the upper arc-shaped frame area of the full-screen display area.
However, the area of the upper arc-shaped frame region of the full-screen display panel is small, a shift register needs to be placed, and the size of the upper frame is increased by additionally arranging the electrostatic discharge circuit, so that the narrow frame of the upper frame cannot be realized.
Disclosure of Invention
The embodiment of the invention provides a display panel and electronic equipment, which are used for avoiding electrostatic damage and realizing narrow frames of upper frames of full-screen display panels.
In a first aspect, an embodiment of the present invention provides a display panel, including:
the display device comprises a display area and a non-display area surrounding the display area, wherein the display area comprises a first special-shaped corner, a second special-shaped corner and a first side edge shared by the first special-shaped corner and the second special-shaped corner, the non-display area comprises a peripheral driving circuit and a plurality of electrostatic discharge circuits, the peripheral driving circuit and the first side edge are located on the same side of the display area, and the plurality of electrostatic discharge circuits are close to the display area and are sequentially arranged along the shapes of the first special-shaped corner, the first side edge and the second special-shaped corner respectively.
In a second aspect, an embodiment of the present invention further provides an electronic device, including the display panel as described above.
In the display panel provided by the embodiment of the invention, the peripheral driving circuit and the first side edge of the display panel are positioned at the same side of the display area, and other electrical components or devices are arranged between the peripheral driving circuit and the first side edge, so that the area of a frame area between the peripheral driving circuit and the first side edge of the display panel is larger, and the size of the frame area provided with the peripheral driving circuit cannot be additionally increased when corresponding electrostatic discharge circuits are arranged along the shape of the first side edge; on the other hand, the peripheral non-display areas of the first irregular corner and the second irregular corner have frames with larger sizes, the electrostatic discharge circuit is distributed along the shapes of the first irregular corner and the second irregular corner, the size of the frame area provided with the peripheral driving circuit cannot be additionally increased, compared with the prior art, the electrostatic discharge circuit is not arranged in the upper arc-shaped frame area, the size of the upper frame area can be reduced, the electrostatic damage of the signal line of the display panel is avoided, and meanwhile, the narrow frames of the upper frame and the lower frame are realized.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic diagram of a display panel according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a display panel according to an embodiment of the present invention;
FIG. 3 is a schematic diagram of a display panel according to an embodiment of the present invention;
FIG. 4 is a schematic diagram of a display panel according to an embodiment of the present invention;
FIG. 5 is a schematic diagram of a display panel according to an embodiment of the present invention;
FIG. 6 is a schematic diagram of a display panel according to an embodiment of the present invention;
FIG. 7 is a diagram of a display panel according to an embodiment of the present invention;
FIG. 8 is a schematic diagram of an ESD repeat unit provided by an embodiment of the present invention;
fig. 9 is an equivalent circuit diagram of the ESD repeat unit shown in fig. 8;
fig. 10 is a schematic diagram of a display panel according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention clearer, the technical solutions of the present invention will be clearly and completely described through embodiments with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Fig. 1 is a schematic view of a display panel according to an embodiment of the present invention. The display panel provided by the embodiment comprises: the display device comprises a display area 10 and a non-display area 20 surrounding the display area 10, wherein the display area 10 comprises a first special-shaped corner 10a, a second special-shaped corner 10b and a first side edge 10c shared by the first special-shaped corner 10a and the second special-shaped corner 10b, the non-display area 20 comprises a peripheral driving circuit 20a and a plurality of electrostatic discharge circuits 20b, the peripheral driving circuit 20a and the first side edge 10c are located on the same side of the display area 10, and the plurality of electrostatic discharge circuits 20b are close to the display area 10 and are sequentially arranged along the shapes of the first special-shaped corner 10a, the first side edge 10c and the second special-shaped corner 10 b.
In this embodiment, the display area 10 of the display panel is not a rectangular display area, but a non-rectangular display area with irregular corners, where irregular means non-right-angled shape, and the display area 10 can realize a full screen compared with the rectangular display area. The first irregular corner 10a and the second irregular corner 10b of the selectable display area 10 are both arc-shaped corners, and the display panel can be selected as a full-screen display panel.
In this embodiment, the non-display area 20 surrounds the display area 10, and the non-display area 20 includes a peripheral driving circuit 20a and a plurality of electrostatic discharge circuits 20b, where the peripheral driving circuit 20a specifically refers to a driving chip circuit board, the driving chip circuit board is disposed in a long side direction of the display panel, and the specific driving chip circuit board is disposed in a lower frame area of the long side direction of the display panel. In this embodiment, the peripheral driving circuit 20a and the first side 10c are located on the same side of the display area 10, that is, the first side 10c is also located in the lower frame area of the display panel. It should be noted that, in the present embodiment, only the position of the electrostatic discharge circuit 20b is simply illustrated by using a box, and the structure and the total number of the electrostatic discharge circuits 20b are not specifically illustrated.
In this embodiment, the plurality of electrostatic discharge circuits 20b are close to the display area 10 and are sequentially arranged along the shapes of the first irregular corner 10a, the first side edge 10c and the second irregular corner 10b, specifically, the electrostatic discharge circuits 20b are disposed in the irregular corner area of the lower bezel area of the display panel. All the electrostatic discharge circuits 20b in the optional display panel are arranged in sequence along the shapes of the first irregular corner 10a, the first side edge 10c and the second irregular corner 10b, respectively.
It should be noted that the electrostatic discharge circuits are usually disposed and electrically connected to the signal lines in the display area in a one-to-one correspondence manner, and the selectable signal lines are data lines, so that one column of pixels corresponds to at least 3 electrostatic discharge circuits. For the display panel shown in fig. 1, the block labeled 20b is substantially an electrostatic discharge circuit unit, and the electrostatic discharge circuit unit includes a plurality of electrostatic discharge circuits.
In the display panel provided by the embodiment, the peripheral driving circuit and the first side of the display panel are located at the same side of the display area, and other electrical components or devices are further arranged between the peripheral driving circuit and the first side, so that the area of a frame area between the peripheral driving circuit and the first side of the display panel is larger, and the size of the frame area provided with the peripheral driving circuit cannot be additionally increased when corresponding electrostatic discharge circuits are arranged along the shape of the first side; on the other hand, the non-display areas at the peripheries of the first special-shaped corner and the second special-shaped corner have frames with larger sizes, and the size of the frame area provided with the peripheral driving circuit cannot be additionally increased due to the arrangement of the electrostatic discharge circuit along the shapes of the first special-shaped corner and the second special-shaped corner; in addition, compared with the prior art, the electrostatic discharge circuit is not arranged in the upper arc-shaped frame area, the size of the upper frame area can be reduced, and the narrow frames of the upper frame and the lower frame are realized while electrostatic damage of signal lines of the display panel is avoided.
Optionally, as shown in fig. 2, the display region 10 further includes a second side 10d opposite to the first side 10c, and the plurality of electrostatic discharge circuits 20b are adjacent to the display region 10 and are sequentially arranged along the shape of the second side 10 d. As shown in fig. 2, a part of the electrostatic discharge circuits 20b in the display panel are arranged along the shape of the second side edge 10d, and the remaining electrostatic discharge circuits 20b are arranged in sequence along the shapes of the first and second irregular corners 10a, 10c, and 10 b. As shown in fig. 3, the selectable display panel is a full-screen display panel, specifically, a notch is disposed in an upper frame region of the display panel, and based on this, the electrostatic discharge circuit disposed at the second side 10d is disposed only in a non-notch region of the upper frame region. In the display panel shown in fig. 2 and 3, the electrostatic discharge circuits corresponding to each row of pixels corresponding to the first irregular corner or the second irregular corner are only disposed in the non-display area corresponding to the first irregular corner or the second irregular corner, and the electrostatic discharge circuits corresponding to each row of pixels corresponding to the first side or the second side may be disposed in the non-display area corresponding to the first side and/or the second side.
It should be noted that the electrostatic discharge circuits are usually disposed and electrically connected to the signal lines in the display area in a one-to-one correspondence, and the selectable signal lines are data lines, so that one row of pixels corresponds to at least 3 electrostatic discharge circuits. For the display panel shown in fig. 2 and 3, when the data line electrically connected to a row of pixels crosses the first irregular corner (or the second irregular corner), at least 3 electrostatic discharge circuits corresponding to the row of pixels are all disposed at the first irregular corner (or the second irregular corner) area, and when the data line electrically connected to a row of pixels crosses the first side, at least 3 electrostatic discharge circuits corresponding to the row of pixels are respectively disposed at the first side area and the second side area. The block labeled 20b in fig. 2 and 3 is substantially characterized as an electrostatic discharge circuit unit, the electrostatic discharge circuit unit includes a plurality of electrostatic discharge circuits, and the number of electrostatic discharge circuits in the electrostatic discharge circuit unit located in the irregular corner area is different from that in the electrostatic discharge circuit unit located in the side edge area, so that different shapes are adopted and/or the electrostatic discharge circuit units with different numbers of electrostatic discharge circuits are filled in fig. 2 and 3.
In this embodiment, the non-display area of the display panel is provided with the frame sealing glue, and the plurality of electrostatic discharge circuits 20b sequentially arranged along the shape of the second side edge 10d are specifically arranged in the area covered by the frame sealing glue, so that the size of the upper frame area is not additionally increased; the electrostatic discharge circuit is not arranged in the upper arc-shaped frame area, so that the size of the upper frame area of the display panel can be reduced compared with the prior art; and at least 3 electrostatic discharge circuits of a row of pixels corresponding to the first special-shaped corner (or the second special-shaped corner) are all arranged along the shape of the first special-shaped corner (or the second special-shaped corner), and a peripheral driving circuit, namely a driving chip, is not arranged in the special-shaped corner area, so that the area of the non-display area corresponding to the first special-shaped corner and the second special-shaped corner is larger relative to the first side edge, and more areas of the non-display area corresponding to the first special-shaped corner and the second special-shaped corner are provided for placing the electrostatic discharge circuits without increasing the size of the lower frame area. Thereby realizing a narrow bezel of the upper and lower bezels.
In addition, for the display panel shown in fig. 2, at least 3 electrostatic discharge circuits of a column of pixels corresponding to the first side are respectively disposed in the first side region and the second side region, and the electrostatic discharge circuits arranged along the first side occupy an area between the peripheral driving circuit and the first side. Compared with the display panel shown in fig. 1, the display panel shown in fig. 2 has fewer electrostatic discharge circuits arranged along the first side, so that the size of the lower bezel area occupied by the electrostatic discharge circuits arranged along the first side can be reduced, and the narrow bezel of the upper and lower bezels can be further realized.
Optionally, as shown in fig. 4, the non-display area 20 further includes a first constant potential bus 20d, the display area 10 further includes a plurality of first signal lines 10e, the plurality of first signal lines 10e and the plurality of electrostatic discharge circuits 20b are respectively disposed correspondingly, a first end of each electrostatic discharge circuit 20b is electrically connected to the first constant potential bus 20d, and a second end of each electrostatic discharge circuit 20b is electrically connected to the corresponding first signal line 10 e. Here, in order to clearly show the connection relationship of the electrostatic discharge circuits, fig. 4 only shows a partial structure of the display panel and a connection manner of a part of the electrostatic discharge circuits.
Alternatively, the electrostatic discharge circuit 20b includes a first transistor T1 and a second transistor T2, a source of the first transistor T1 and a drain of the second transistor T2 are electrically connected, a drain of the first transistor T1 and a source of the second transistor T2 are electrically connected, a gate and a source of the first transistor T1 are electrically connected to the corresponding first signal line 10e in common, and a gate and a source of the second transistor T2 are electrically connected to the first constant potential bus line 20d in common; in the electrostatic discharge stage, static electricity is generated on the first signal line 10e and the first transistor T1 of the corresponding electrostatic discharge circuit 20b is controlled to be turned on, so that the static electricity is led out to the first constant potential bus 20d through the electrostatic discharge circuit 20 b; and/or, static electricity is generated on the first constant potential bus line 20d and the second transistor T2 of the at least one static electricity discharge circuit 20b is controlled to be turned on so that the static electricity is conducted to the at least one first signal line 10e through the at least one static electricity discharge circuit 20 b.
In this embodiment, the first constant potential bus 20d provides a constant potential signal for the display panel, the static electricity discharging circuit 20b is configured to lead static electricity of the first signal line 10e to the first constant potential bus 20d to protect the first signal line 10e from being damaged by the static electricity, the static electricity discharging circuit 20b is further configured to lead static electricity of the first constant potential bus 20d to at least one first signal line 10e to protect the first constant potential bus 20d from being damaged by the static electricity, and the static electricity discharging circuit 20b is further configured to lead static electricity of a current one first signal line 10e to other first signal lines 10e through the first constant potential bus 20d to protect the first signal line 10e from being damaged by the static electricity and avoid the problem of static electricity accumulation. The first signal line 10e may be any signal line in the display region, for example, the first signal line 10e may be a data line, the first signal line 10e may be a touch line, and the like.
In this embodiment, the optional first transistor T1 and the optional second transistor T2 are both N-type transistors. In other embodiments, the first transistor and the second transistor may be both P-type transistors according to circuit requirements.
Optionally, the first transistor T1 and the second transistor T2 are both amorphous silicon thin film transistors. The existing electrostatic discharge circuit is mostly composed of a low-temperature polysilicon thin film transistor, the low-temperature polysilicon thin film transistor can be formed only by 11-12 mask processes, the cost is high, and the process is complex. In the embodiment, the amorphous silicon thin film transistor can be manufactured by only 6 mask processes, so that the cost is effectively reduced. Compared with the prior art, the electrostatic discharge circuit in the embodiment realizes the narrow frame of the upper frame on the basis of not increasing the size of the upper frame, and the manufacturing cost is also reduced.
Alternatively, the first constant potential bus line 20d is a common potential bus line. Here, the common potential bus line supplies a common potential signal to the display panel. In other embodiments, the first constant potential bus may be selected to be a potential bus that provides a constant potential signal for any one of the display panels, and is not limited to a common potential bus.
Optionally, as shown in fig. 5, the display panel further includes a plurality of sub-pixels 30a, the plurality of first signal lines 10e include a plurality of data lines data, one data line data is disposed corresponding to and electrically connected to one column of sub-pixels 30a, one data line data is disposed corresponding to one electrostatic discharge circuit 20b, and the data line data is electrically connected to the second end of the corresponding electrostatic discharge circuit 20 b. In this embodiment, the electrostatic discharge circuit 20b can conduct the static electricity of the data line data to the first constant potential bus 20d, so as to protect the data line data from being damaged by the static electricity. Fig. 5 only partially shows the plurality of electrostatic discharge circuits 20b arranged along the shape of the first shaped corner 10 a.
Optionally, as shown in fig. 5, the plurality of first signal lines 10e further include a plurality of touch signal lines TP, one touch signal line TP is disposed corresponding to one electrostatic discharge circuit 20b, the touch signal line TP is electrically connected to the second end of the corresponding electrostatic discharge circuit 20b, every adjacent 3 sub-pixels 30a of a row of sub-pixels 30a form one pixel 30, one touch signal line TP is further disposed corresponding to one column of pixels 30, and one column of pixels 30 corresponding to one touch signal line TP is disposed corresponding to 4 electrostatic discharge circuits 20 b. One touch signal line TP corresponding to an optional column of pixels 30 is sequentially arranged behind 3 data lines electrically connected to the column of pixels 30 in the row direction.
In this embodiment, the display panel includes a plurality of rows of pixels 30, a plurality of touch signal lines TP are further disposed in the display panel, one touch signal line TP is further disposed corresponding to one row of pixels 30, and the number of the selectable pixel rows is greater than the number of the touch signal lines TP. One pixel 30 includes three sub-pixels 30a, and for a column of pixels 30 corresponding to one touch signal line TP, the column of pixels 30 is disposed corresponding to 4 electrostatic discharge circuits 20b, and for a column of pixels 30 corresponding to only three data lines data, the column of pixels 30 is disposed corresponding to 3 effective electrostatic discharge circuits 20 b.
It should be noted that, in the process of manufacturing the electrostatic discharge circuits 20b, in order to simplify the manufacturing process, 4 electrostatic discharge circuits 20b are correspondingly disposed for each column of pixels 30, so that the complexity of the electrostatic discharge circuits 20b in design and layout can be reduced. Therefore, the 4 electrostatic discharge circuits 20b corresponding to a row of pixels 30 having a touch signal line TP are all effective electrostatic discharge circuits 20b, i.e., each electrostatic discharge circuit 20b can be correspondingly connected to a first signal line 10 e. However, only one column of pixels 30 corresponding to three data lines data is also disposed corresponding to 4 esd circuits 20b, but 3 esd circuits 20b are electrically connected to the three data lines data corresponding to the column of pixels 30, respectively, and the remaining one esd circuit 20b is an inactive esd circuit 20b, i.e., none of the first signal lines 10e is connected.
Optionally, as shown in fig. 5, the plurality of electrostatic discharge circuits 20b are arranged in two rows on average so that one column of pixels 30 and 4 electrostatic discharge circuits 20b are disposed correspondingly, and the plurality of electrostatic discharge circuits 20b arranged in two rows are sequentially arranged along the shapes of the first irregular corner 10a, the first side 10c, and the second irregular corner 10b, respectively. All the electrostatic discharge circuits 20b in the display panel are disposed in the lower frame region and are arranged in two rows, and no electrostatic discharge circuit 20b is disposed on the second side. At this time, the electrostatic discharge circuits 20b arranged along the first side 10c are disposed between the first side 10c and the peripheral driving circuit 20a, and other electrical components or devices are usually disposed between the peripheral driving circuit and the first side 10c in the display panel, so that the area of the frame region between the peripheral driving circuit and the first side 10c of the display panel is large, and the corresponding electrostatic discharge circuits 20d arranged along the shape of the first side 10c do not increase the size of the lower frame additionally; and because the lower frame area is provided with the peripheral driving circuit, the area of the non-display area corresponding to the first special-shaped corner and the second special-shaped corner is larger than that of the circular-arc corner area or the first side area of the upper frame, so that the non-display area corresponding to the first special-shaped corner and the second special-shaped corner has more areas for placing the electrostatic discharge circuit without increasing the size of the lower frame area, and the narrow frame of the lower frame is ensured. It should be noted that fig. 5 only shows the plurality of electrostatic discharge circuits 20b arranged along the shapes of the first irregular corner 10a and the first side edge 10c, and the structure of the electrostatic discharge circuit 20b arranged along the shape of the second irregular corner 10b is symmetrical to the structure of the electrostatic discharge circuit 20b arranged along the shape of the first irregular corner 10a and is not shown here.
Optionally, as shown in fig. 6, the plurality of electrostatic discharge circuits 20b arranged along the shapes of the first irregular corner 10a and the second irregular corner 10b are arranged in two rows on average so that each corresponding column of pixels 30 and 4 electrostatic discharge circuits 20b are disposed correspondingly, the plurality of electrostatic discharge circuits 20b arranged in two rows are arranged in sequence along the shape of the first irregular corner 10a, and the plurality of electrostatic discharge circuits 20b arranged in two rows are arranged in sequence along the shape of the second irregular corner 10 b. The electrostatic discharge circuits 20b disposed at the first and second irregular corners 10a and 10b in the display panel are arranged in two rows, and the area of the irregular corner region of the lower bezel region is generally larger than that of the irregular corner region of the upper bezel region, and the arrangement of the electrostatic discharge circuits 20b disposed at the irregular corner region of the lower bezel region in two rows as described above does not additionally increase the size of the lower bezel region, thereby realizing a narrow bezel.
Referring to fig. 2 and 6, or fig. 3 and 6, the remaining electrostatic discharge circuits 20b may be further divided into two parts, one part is arranged in a row and arranged along the second side edge 10d, and at this time, the row of electrostatic discharge circuits 20b may be specifically disposed in the upper bezel area covered by the frame sealing glue of the display panel, so that the size of the upper bezel is not additionally increased; the other part is arranged in a row and arranged along the first side 10c, and the electrostatic discharge circuit 20b can be specifically arranged between the first side 10c of the display panel and the peripheral driving circuit 20a without additionally increasing the size of the lower frame. For a column of pixels 30 where the data line data overlaps the first side 10c or the second side 10d and 4 electrostatic discharge circuits 20b are disposed correspondingly, 2 of the 4 electrostatic discharge circuits 20b corresponding to the column of pixels 30 are arranged along the first side 10c and are disposed correspondingly to the column of pixels 30, and the remaining 2 electrostatic discharge circuits 20b are arranged along the second side 10d and are disposed correspondingly to the column of pixels 30, thereby implementing a narrow frame.
Optionally, referring to fig. 5, the 4 electrostatic discharge circuits 20b corresponding to one column of the pixels 30 are arranged in two rows and two columns, where in the row direction, a first data line of one column of the pixels 30 arranged in sequence is electrically connected to one electrostatic discharge circuit 20b in the first row and the first column through a winding, a second data line of one column of the pixels 30 arranged in sequence is electrically connected to one electrostatic discharge circuit 20b in the first column and the second row through a winding, a third data line of one column of the pixels 30 arranged in sequence is electrically connected to one electrostatic discharge circuit 20b in the second row and the second column through a winding, and a touch signal line TP of one column of the pixels 30 corresponding to one touch signal line TP is electrically connected to one electrostatic discharge circuit 20b in the second row and the second column through a winding. It should be noted that the data lines data are uniformly arranged in the display region 10 and extend to the non-display region 20, and in order to be electrically connected to the corresponding electrostatic discharge circuits 20b, the data lines data and the touch signal lines TP are electrically connected to the corresponding electrostatic discharge circuits 20b in the non-display region 20 by a wire winding method. The data lines data and the touch signal lines TP are electrically connected to the corresponding electrostatic discharge circuits 20b in the non-display area 20 in a winding manner, so that punching connection is not required, a manufacturing process is not additionally increased, and accordingly, manufacturing cost is not increased. It should be noted that, the winding connection manner of the data line and the touch signal line TP and the electrostatic discharge circuit includes, but is not limited to, that shown in fig. 5, and any winding connection manner capable of connecting the data line and the electrostatic discharge circuit falls within the protection scope of the present invention.
Alternatively, as shown in fig. 7, the 4 electrostatic discharge circuits 20b corresponding to one column of pixels 30 are arranged in two rows in a staggered manner, wherein, in the column direction, the first electrostatic discharge circuit 20b of the second row overlaps with the second electrostatic discharge circuit 20b of the first row, in the row direction, a first data line of a row of pixels 30 arranged in sequence is electrically connected to the first electrostatic discharge circuit 20b in the first row through a wire, a second data line of a row of pixels 30 arranged in sequence is electrically connected to the second electrostatic discharge circuit 20b in the first row through a wire, a third data line of a row of pixels 30 arranged in sequence is electrically connected to the first electrostatic discharge circuit 20b in the second row through a wire, the sequentially arranged touch signal lines TP corresponding to a row of pixels 30 having one touch signal line TP are electrically connected to the second electrostatic discharge circuits 20b in the second row through a routing. In this embodiment, the corners of the lower frame region of the display panel are irregular corners, for example, the first irregular corner 10a and the second irregular corner 10b shown in fig. 7 are both arc-shaped corners, and the electrostatic discharge circuit 20b adopts a two-line staggered arrangement mode to make the arrangement mode of the electrostatic discharge circuit 20b also form an arc shape, so that the area of the occupied irregular corner region can be reduced.
It should be noted that, in order to be electrically connected to the corresponding electrostatic discharge circuit 20b, the data line data and the touch signal line TP are electrically connected to the corresponding electrostatic discharge circuit 20b in the non-display area 20 by a wire winding manner, and a punching connection is not required, so that a manufacturing process is not additionally increased, and accordingly, the manufacturing cost is not increased.
Illustratively, on the basis of any of the above-mentioned technical solutions, referring to fig. 7, the width E1 of the electrostatic discharge circuit 20b is less than or equal to one half of the width P1 of the pixel 30 in the row direction, and the length E2 of the electrostatic discharge circuit 20b is less than or equal to the length P2 of the pixel 30 in the column direction. In the embodiment of the present invention, a row of 2 electrostatic discharge circuits 20b forms one ESD repeating unit, and a corresponding column of pixels 30 corresponds to two ESD repeating units arranged up and down, so that the size of one ESD repeating unit is reduced to be smaller than that of one pixel 30, and the ESD repeating unit is disposed in the lower frame area and the irregular corner area of the display area 10 in an array form. In the embodiment of the present invention, the optional electrostatic discharge circuit 20b is formed by an amorphous silicon thin film transistor, the amorphous silicon thin film transistor has an advantage of low cost, and the size of the amorphous silicon thin film transistor is still much smaller than that of one pixel although it is larger, so that the size of one ESD repeat unit is reduced to be smaller than that of one pixel 30, which is suitable for the electrostatic discharge circuit 20b formed by the amorphous silicon thin film transistor, and the manufacturing cost is reduced while the frame area is not additionally occupied.
Alternatively, as shown in fig. 8 and 9, one ESD repetitive unit 30b includes 2 electrostatic discharge circuits 20b, and one electrostatic discharge circuit 20b includes 2 thin film transistors, so that 4 thin film transistors of one ESD repetitive unit 30b may share one source-drain and be commonly connected to the first constant potential bus line 20 d. One ESD repeating unit 30b shown in fig. 8 is an integral body, and the thin film transistors therein share the source and drain, so that the size of the ESD repeating unit 30b can be effectively reduced, and it is more favorable for compressing 2 ESD discharging circuits in the size of one pixel. Compared with the case where one ESD repetitive unit shown in fig. 5 to 6 includes two independent ESD circuits, the size of the thin film transistor of the ESD circuits shown in fig. 8 to 9 can be slightly larger than that of the thin film transistor of the ESD circuits shown in fig. 5 to 6 under the condition of the same pixel size, and the electrical performance of the ESD circuits is further improved. Fig. 9 is an equivalent circuit diagram of the ESD repeat unit shown in fig. 8, wherein two ends of the ESD repeat unit 30b are electrically connected to two adjacent first signal lines 10e, respectively, and a common end of the ESD repeat unit 30b is connected to the first constant potential bus line 20 d.
Alternatively, fig. 10 also provides a display panel that is different from the display panel illustrated in the above-described drawings in that the non-display area 20 corresponding to the first shaped corner 10a and the non-display area 20 corresponding to the second shaped corner (not shown) are each provided with a bridge 20 e. The non-display area 20 of the display panel is further provided with a cascaded shift register 20f, the display area 10 of the display panel is further provided with a plurality of scanning lines gate, the shift register 20f and the scanning lines gate are arranged in a one-to-one correspondence manner, and the bridge 20e and the scanning lines gate are arranged in a one-to-one correspondence manner. The bridge 20e is used to electrically connect the shift register 20f and the corresponding scan line gate. The arrangement mode of the shift register in the display panel is as follows: odd on the left and even on the right; or even on the left and odd on the right. That is, the shift register on the display panel side supplies the drive signal to only the odd-numbered row scan line or the even-numbered row scan line.
Optionally, the display panel further includes a plurality of columns of pixels, at least three first signal lines arranged along the row direction are electrically connected to a column of pixels corresponding to the bridge in the column direction, and the at least three first signal lines are divided into two groups, where the first group of first signal lines all passes through the left winding of the bridge, and the second group of first signal lines all passes through the right winding of the bridge.
As shown in fig. 10, the shift register 20f is electrically connected to the scan lines gate of the display region 10 through the bridge 20e, so that compared with the conventional shift register in which the scan lines are directly electrically connected, the length of the scan lines is reduced, and electrostatic collection of the scan lines is avoided. On the other hand, as shown in fig. 10, for one scan line gate driven on the left (right) side, the bridge 20e corresponding to the scan line gate is located on the left (right) side of the row of pixels 30. If a column of pixels 30 corresponding to the bridge 20e in the column direction corresponds to 4 first signal lines 10e, the first two first signal lines 10e may optionally pass through the left winding of the bridge 20e, and the second two first signal lines 10e may optionally pass through the right winding of the bridge 20 e; alternatively, if a column of pixels 30 corresponding to the bridge 20e in the column direction corresponds to 3 first signal lines 10e, the first two first signal lines 10e may be routed through the left side of the bridge 20e, and the last first signal line 10e may be routed through the right side of the bridge 20 e. Symmetry of the layout of the bridge 20e, the first signal line 10e, and the like is achieved.
An embodiment of the present invention further provides an electronic device, which includes the display panel according to any of the above embodiments. The display panel can be selected as an organic light emitting display panel, and can also be selected as a full screen display panel. The electronic device can be selected to be an electronic device such as a smart phone. It should be noted that any display panel provided in the embodiments of the present invention is not only suitable for the case where one pixel includes three RGB sub-pixels, but also suitable for the case where one pixel includes four sub-pixels, such as RGBY or RGBW.
It is to be noted that the foregoing is only illustrative of the preferred embodiments of the present invention and the technical principles employed. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious modifications, rearrangements, combinations and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.

Claims (17)

1. A display panel, comprising: a sub-pixel, a display area, and a non-display area surrounding the display area;
the display area comprises a first special-shaped corner, a second special-shaped corner, a first side edge shared by the first special-shaped corner and the second special-shaped corner, and a second side edge arranged opposite to the first side edge, the non-display area comprises a peripheral driving circuit and a plurality of electrostatic discharge circuits, the peripheral driving circuit and the first side edge are positioned on the same side of the display area, and the plurality of electrostatic discharge circuits are close to the display area and are sequentially arranged along the shapes of the first special-shaped corner, the first side edge and the second special-shaped corner respectively;
the display area further comprises a plurality of first signal lines, and the plurality of first signal lines comprise a plurality of data lines; one data line is arranged corresponding to and electrically connected with one column of the sub-pixels, one data line is arranged corresponding to one electrostatic discharge circuit, and every adjacent 3 sub-pixels of one row of the sub-pixels form one pixel;
the data line with a pixel and 4 of first side or second side overlap correspond the setting of electrostatic discharge circuit, wherein, 2 electrostatic discharge circuit is followed first side is arranged and is corresponded this row the pixel sets up, 2 the electrostatic discharge circuit is followed the second side is arranged and is corresponded this row the pixel sets up, just sets up in the region that the frame is sealed to glue and covers.
2. The display panel according to claim 1, wherein the plurality of electrostatic discharge circuits are arranged in sequence along a shape of the second side edge near the display region.
3. The display panel according to claim 1, wherein the non-display region further includes a first constant potential bus line, the display region further includes a plurality of first signal lines, the plurality of first signal lines are respectively provided in correspondence with the plurality of electrostatic discharge circuits, a first end of each of the electrostatic discharge circuits is electrically connected to the first constant potential bus line, and a second end of each of the electrostatic discharge circuits is electrically connected to the corresponding first signal line.
4. The display panel according to claim 3, further comprising a plurality of sub-pixels, wherein the data line is electrically connected to the second end of the corresponding electrostatic discharge circuit.
5. The display panel according to claim 4, wherein the first signal lines further include a plurality of touch signal lines, one of the touch signal lines is disposed corresponding to one of the electrostatic discharge circuits, the touch signal line is electrically connected to a second end of the corresponding electrostatic discharge circuit, 3 adjacent sub-pixels in a row of the sub-pixels constitute one pixel, one of the touch signal lines is further disposed corresponding to one column of the pixels, and one column of the pixels corresponding to the one of the touch signal lines is disposed corresponding to 4 of the electrostatic discharge circuits.
6. The display panel according to claim 5, wherein the plurality of electrostatic discharge circuits are arranged in two rows on average such that one column of the pixels corresponds to 4 electrostatic discharge circuits, and the plurality of electrostatic discharge circuits arranged in two rows are sequentially arranged along the shapes of the first irregular corner, the first side edge and the second irregular corner, respectively.
7. The display panel according to claim 5, wherein the plurality of electrostatic discharge circuits arranged along the shape of the first and second irregular corners are arranged in two rows on average so that each corresponding column of the pixels is disposed corresponding to 4 of the electrostatic discharge circuits, the plurality of electrostatic discharge circuits arranged in two rows are arranged in sequence along the shape of the first irregular corner, and the plurality of electrostatic discharge circuits arranged in two rows are arranged in sequence along the shape of the second irregular corner.
8. The display panel according to claim 6 or 7, wherein the 4 electrostatic discharge circuits corresponding to one row of the pixels are arranged in two rows and two columns, wherein in the row direction, a first data line of one column of the pixels arranged in sequence is electrically connected to one electrostatic discharge circuit in a first row and a first column through a winding, a second data line of one column of the pixels arranged in sequence is electrically connected to one electrostatic discharge circuit in a first column of a second row through a winding, a third data line of one column of the pixels arranged in sequence is electrically connected to one electrostatic discharge circuit in a second column of the first row through a winding, and a touch signal line of one column of the pixels corresponding to one touch signal line is electrically connected to one electrostatic discharge circuit in a second column of the second row through a winding.
9. The display panel according to claim 6 or 7, wherein the 4 electrostatic discharge circuits corresponding to one column of the pixels are arranged in two rows in a staggered manner, wherein, in the column direction, the first electrostatic discharge circuit of the second row overlaps with the second electrostatic discharge circuit of the first row, in the row direction, a first data line of the pixels arranged in sequence in a column is electrically connected with a first electrostatic discharge circuit in a first row through a winding, a second data line of the pixels arranged in sequence in a column is electrically connected with a second electrostatic discharge circuit in a first row through a winding, a third data line of the pixels arranged in sequence in a column is electrically connected with a first electrostatic discharge circuit in a second row through a winding, the touch signal lines which are arranged in sequence corresponding to a row of the pixels of one touch signal line are electrically connected with the second static electricity discharge circuit in the second row through winding.
10. The display panel according to claim 5, wherein a width of the electrostatic discharge circuit is less than or equal to one half of a width of the pixel in a row direction, and a length of the electrostatic discharge circuit is less than or equal to a length of the pixel in a column direction.
11. The display panel according to claim 3, wherein the electrostatic discharge circuit comprises a first transistor and a second transistor, a source of the first transistor and a drain of the second transistor are electrically connected, a drain of the first transistor and a source of the second transistor are electrically connected, a gate and a source of the first transistor are electrically connected in common to the corresponding first signal line, and a gate and a source of the second transistor are electrically connected in common to the first constant potential bus line;
in the electrostatic discharge stage, static electricity is generated on the first signal line and a first transistor of the corresponding electrostatic discharge circuit is controlled to be turned on so that the static electricity is led out to the first constant potential bus through the electrostatic discharge circuit; and/or static electricity is generated on the first constant potential bus and a second transistor of at least one static electricity discharge circuit is controlled to be conducted so that the static electricity is led out to at least one first signal line through at least one static electricity discharge circuit.
12. The display panel according to claim 11, wherein the first transistor and the second transistor are both N-type transistors or both P-type transistors.
13. The display panel according to claim 11, wherein the first transistor and the second transistor are each an amorphous silicon thin film transistor.
14. The display panel according to claim 3, wherein the first constant potential bus line is a common potential bus line.
15. The display panel according to claim 3, wherein the non-display area corresponding to the first special-shaped corner and the non-display area corresponding to the second special-shaped corner are both provided with a bridge;
the non-display area of the display panel is further provided with a cascaded shift register, the display area of the display panel is further provided with a plurality of scanning lines, the shift register is arranged in one-to-one correspondence with the scanning lines, the bridge spans are arranged in one-to-one correspondence with the scanning lines, and the bridge spans are used for electrically connecting the shift register with the corresponding scanning lines.
16. The display panel according to claim 15, further comprising a plurality of columns of pixels, wherein at least three first signal lines arranged in a row direction are electrically connected to a column of pixels corresponding to the bridge in a column direction, the at least three first signal lines are divided into two groups, wherein the first group of the first signal lines all passes through a left winding of the bridge, and the second group of the first signal lines all passes through a right winding of the bridge.
17. An electronic device characterized by comprising the display panel according to any one of claims 1 to 16.
CN201810274000.9A 2018-03-29 2018-03-29 Display panel and electronic equipment Active CN108492761B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810274000.9A CN108492761B (en) 2018-03-29 2018-03-29 Display panel and electronic equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810274000.9A CN108492761B (en) 2018-03-29 2018-03-29 Display panel and electronic equipment

Publications (2)

Publication Number Publication Date
CN108492761A CN108492761A (en) 2018-09-04
CN108492761B true CN108492761B (en) 2022-08-16

Family

ID=63317424

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810274000.9A Active CN108492761B (en) 2018-03-29 2018-03-29 Display panel and electronic equipment

Country Status (1)

Country Link
CN (1) CN108492761B (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109410771B (en) * 2018-10-31 2021-06-25 武汉天马微电子有限公司 Display panel and display device
CN111223459B (en) 2018-11-27 2022-03-08 元太科技工业股份有限公司 Shift register and gate drive circuit
CN110299075B (en) * 2019-04-30 2021-06-04 厦门天马微电子有限公司 Display panel and display device
CN110969934B (en) * 2019-12-16 2021-12-07 京东方科技集团股份有限公司 Array substrate and display panel
CN111243429B (en) * 2020-02-13 2021-11-09 京东方科技集团股份有限公司 Display panel and display device
CN111223436B (en) * 2020-02-26 2023-01-31 上海中航光电子有限公司 Array substrate, display panel and display device
CN112509467B (en) * 2020-11-27 2022-03-08 合肥维信诺科技有限公司 Display substrate, electrostatic discharge device and method
CN113506530A (en) * 2021-07-06 2021-10-15 友达光电(昆山)有限公司 Display panel and display device
CN116206559A (en) * 2021-11-30 2023-06-02 合肥京东方光电科技有限公司 Display substrate and display device
CN115032839B (en) * 2022-05-26 2023-09-19 上海中航光电子有限公司 Array substrate, display panel and display device
CN114937420B (en) * 2022-05-27 2024-02-09 武汉天马微电子有限公司 Display panel and display device
WO2024092510A1 (en) * 2022-11-01 2024-05-10 京东方科技集团股份有限公司 Display panel and display device
CN116597743A (en) * 2023-04-17 2023-08-15 昆山国显光电有限公司 Display panel and electronic equipment

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106932990A (en) * 2017-05-16 2017-07-07 上海中航光电子有限公司 The preparation method of display panel, display device and display panel
CN107219660A (en) * 2017-07-12 2017-09-29 厦门天马微电子有限公司 A kind of array base palte, display panel and display device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200420963A (en) * 2003-04-07 2004-10-16 Wintek Corp Display panel conductive metal wire layout method and device with point discharge function
CN103293795B (en) * 2012-03-05 2016-02-17 上海中航光电子有限公司 A kind of electrostatic discharge protection circuit of liquid crystal display
CN203643725U (en) * 2013-12-02 2014-06-11 上海中航光电子有限公司 Liquid crystal display device
CN107331297B (en) * 2017-06-28 2019-09-24 厦门天马微电子有限公司 A kind of abnormity display panel and display device
CN107247373B (en) * 2017-08-01 2020-05-22 厦门天马微电子有限公司 Display panel and display device
CN107643638B (en) * 2017-10-18 2020-05-15 厦门天马微电子有限公司 Array substrate and display panel

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106932990A (en) * 2017-05-16 2017-07-07 上海中航光电子有限公司 The preparation method of display panel, display device and display panel
CN107219660A (en) * 2017-07-12 2017-09-29 厦门天马微电子有限公司 A kind of array base palte, display panel and display device

Also Published As

Publication number Publication date
CN108492761A (en) 2018-09-04

Similar Documents

Publication Publication Date Title
CN108492761B (en) Display panel and electronic equipment
US20240321190A1 (en) Display panel and display device
US10747350B2 (en) Touch display device
US12046187B2 (en) Display panel and display device
US10424228B2 (en) Array substrate having different display areas, electronic paper display panel and driving method thereof
JP2024056691A (en) ARRAY SUBSTRATE, DISPLAY PANEL, SPLICING DISPLAY PANEL, AND DISPLAY DRIVING METHOD
US8023087B2 (en) Display device having particular pixels and signal wiring internal circuits
CN110379390B (en) Display panel, driving method thereof and display device
CN109426041B (en) Array substrate and display device
US10629109B2 (en) Array substrate, display panel and method of driving display panel
CN111312074B (en) Display panel and display device
US11910678B1 (en) Display panel and display device
US11360599B2 (en) Touch display device
US10983404B2 (en) Display device
CN108831365B (en) Display panel and display device
US20210327903A1 (en) Array substrate, method of fabricating array substrate, display device, and method of fabricating display device
CN114446260A (en) Array substrate and display device
CN109637352A (en) Display panel and display device
CN212257402U (en) Display substrate and display device
CN112965306B (en) Display panel and display device
CN114999378B (en) Display panel and display device
CN216749141U (en) TFT structure for reducing vertical stripe phenomenon of demux circuit
US20240282250A1 (en) Display panel and display apparatus
US20250241143A1 (en) Display panel and display apparatus
US11875722B2 (en) Display panel and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant