[go: up one dir, main page]

CN108260302A - Multi-layer flexible circuit board and preparation method thereof - Google Patents

Multi-layer flexible circuit board and preparation method thereof Download PDF

Info

Publication number
CN108260302A
CN108260302A CN201611234484.1A CN201611234484A CN108260302A CN 108260302 A CN108260302 A CN 108260302A CN 201611234484 A CN201611234484 A CN 201611234484A CN 108260302 A CN108260302 A CN 108260302A
Authority
CN
China
Prior art keywords
layer
hole
conductive
isolation layer
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201611234484.1A
Other languages
Chinese (zh)
Inventor
顾唯兵
崔铮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Institute of Nano Tech and Nano Bionics of CAS
Original Assignee
Suzhou Institute of Nano Tech and Nano Bionics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Institute of Nano Tech and Nano Bionics of CAS filed Critical Suzhou Institute of Nano Tech and Nano Bionics of CAS
Priority to CN201611234484.1A priority Critical patent/CN108260302A/en
Publication of CN108260302A publication Critical patent/CN108260302A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections
    • H05K3/429Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

本发明公开了一种多层柔性电路板及其制备方法。该多层柔性电路板包括基底;N层导电线路,所述N层导电线路在远离所述基底的方向上叠设于所述基底的一侧表面且彼此电性互连;N‑1层隔离层,每一层隔离层设置于每相邻两层导电线路之间;其中,对应同一电性互连通路时,第N‑1层隔离层上开设有用于暴露第N‑1层导电线路中用于电性互连部分的通孔,且所述隔离层上的通孔在所述基底上的投影至少部分重叠;导电材料,填充于所述通孔中以实现层间导电线路的电性连接。本发明能应用于相邻或不相邻导电线路间互连,不仅能防止由于通孔中导线层高度差引起的导线开裂、断路等电路失效现象,还能提升柔性电路板整体的平整度。

The invention discloses a multilayer flexible circuit board and a preparation method thereof. The multi-layer flexible circuit board includes a base; N-layer conductive lines, the N-layer conductive lines are stacked on one side surface of the base in a direction away from the base and electrically interconnected with each other; N-1 layer isolation layer, and each layer of isolation layer is arranged between every two adjacent layers of conductive lines; wherein, when corresponding to the same electrical interconnection circuit, there is an opening on the N-1th layer of isolation layer for exposing the N-1st layer of conductive lines. A through hole for electrical interconnection, and the projection of the through hole on the isolation layer on the substrate at least partially overlaps; a conductive material is filled in the through hole to realize the electrical properties of the interlayer conductive circuit connect. The invention can be applied to the interconnection between adjacent or non-adjacent conductive lines, not only preventing circuit failure phenomena such as wire cracking and circuit breakage caused by the height difference of the wire layer in the through hole, but also improving the overall flatness of the flexible circuit board.

Description

多层柔性电路板及其制备方法Multilayer flexible circuit board and its preparation method

技术领域technical field

本发明属于电路板技术领域,具体地讲,涉及一种多层柔性电路板及其制备方法。The invention belongs to the technical field of circuit boards, and in particular relates to a multilayer flexible circuit board and a preparation method thereof.

背景技术Background technique

多层电路板是现代电子设备中最基本的电子部件,起到连接和承载电子元器件的作用。随着电子技术的不断发展,电路板逐渐在向高密度和柔性化方向发展。(一)高密度化,导电线路的线宽、线距不断减小,走线不断加密,线路板的层数也在不断增多;(二)柔性化,采用柔性薄膜作为电路板基底,实现导电线路的绕折弯曲等性能。Multilayer circuit board is the most basic electronic component in modern electronic equipment, which plays the role of connecting and carrying electronic components. With the continuous development of electronic technology, circuit boards are gradually developing towards high density and flexibility. (1) High density, the line width and line spacing of conductive lines are continuously reduced, the wiring is continuously densified, and the number of layers of circuit boards is also increasing; (2) Flexibility, using flexible films as circuit board substrates to achieve electrical conductivity The winding and bending performance of the line.

但目前的柔性电路板,基本上以聚酰亚胺为基底,采用传统的电路制备技术进行生产,其生产过程中包含覆干膜-曝光-去胶-腐蚀-去胶等工艺步骤。不仅工艺复杂、原料浪费多,而且容易污染环境,这已经引起了人们的普遍关注。同时,以聚酰亚胺为基底的柔性电路,由于在制备过程中的工艺问题,不能实现很薄电路的制备,一般的厚度要求在50um以上。而现代电子设备越来越追求薄型化和轻型化,特别是手机等个人消费类产品对厚度和重量的敏感性,使各大厂商不断追求线路板的轻薄化,因此柔性电路板也就被大量的使用,如苹果iphone、ipad,谷歌眼镜等产品中使用的柔性板。其次,柔性电路板由于其本身具有折叠性和绕折性,可以使产品中电路布线更加灵活方便,产品体积和形状设计也具有更大的自由度,这使得柔性电路板在电子设备中被越来越广泛的使用。However, the current flexible circuit board is basically based on polyimide, and is produced by traditional circuit preparation technology. The production process includes dry film coating-exposure-removal-removal-removal-removal and other process steps. Not only the process is complicated, the waste of raw materials is large, but also it is easy to pollute the environment, which has aroused widespread concern of people. At the same time, the flexible circuit based on polyimide cannot realize the preparation of very thin circuit due to the technical problems in the preparation process, and the general thickness requirement is more than 50um. Modern electronic equipment is increasingly pursuing thinner and lighter, especially the sensitivity of personal consumer products such as mobile phones to thickness and weight, which makes major manufacturers continue to pursue thinner and lighter circuit boards, so flexible circuit boards are also widely used. The use of flexible boards such as Apple's iphone, ipad, Google Glass and other products. Secondly, due to its own folding and winding properties, the flexible circuit board can make the circuit wiring in the product more flexible and convenient, and the product volume and shape design also have greater freedom, which makes the flexible circuit board more and more popular in electronic equipment. more and more widely used.

由于目前柔性电路板的工艺、设备和技术上的一些限制,制备轻薄的多层柔性电路还存在一定困难,这在一定程度上制约了轻薄化产品的发展。并且随着近年电子元器件的发展,元器件不断微型化,并与柔性电路的结合来发展密度高、柔软度好、散热性能好的柔性电路系统已经成为这一领域的重要研究方向。Due to some limitations in the current process, equipment and technology of flexible circuit boards, it is still difficult to prepare thin and light multi-layer flexible circuits, which restricts the development of thin and light products to a certain extent. And with the development of electronic components in recent years, the components are continuously miniaturized, and the combination with flexible circuits to develop flexible circuit systems with high density, good flexibility and good heat dissipation performance has become an important research direction in this field.

现有的柔性电路板制备技术通过层叠的办法制备多层柔性电路。但在层间互连导通处,由于存在上下导电层的高度差,会引起上下导电线路互连结构断裂的风险,从而引起电路失效。因此,如何开发可靠的多层柔性线路层间互连结构和方法,是开发多层柔性电路板的一个重要研究内容。The existing flexible circuit board preparation technology prepares multi-layer flexible circuits by lamination. However, due to the height difference between the upper and lower conductive layers at the point where the interlayer interconnection is conducted, there will be a risk of breaking the interconnection structure of the upper and lower conductive lines, thereby causing circuit failure. Therefore, how to develop a reliable multilayer flexible circuit interlayer interconnection structure and method is an important research content for the development of multilayer flexible circuit boards.

发明内容Contents of the invention

为了解决上述现有技术中存在的问题,本发明的目的在于提供一种使各层导电线路具有可靠的电连接的多层柔性电路板及其制备方法。In order to solve the above-mentioned problems in the prior art, the object of the present invention is to provide a multi-layer flexible circuit board and a preparation method thereof which enable reliable electrical connection of each layer of conductive circuits.

本发明提供了一种多层柔性电路板,其包括:基底;N层导电线路,所述N层导电线路在远离所述基底的方向上叠设于所述基底的一侧表面且彼此电性互连;N-1层隔离层,每一层隔离层设置于每相邻两层导电线路之间;其中,对应同一电性互连通路时,第N-1层隔离层上开设有用于暴露第N-1层导电线路中用于电性互连部分的通孔,且所述隔离层上的通孔在所述基底上的投影至少部分重叠;导电材料,填充于所述通孔中以实现层间导电线路的电性连接。The invention provides a multi-layer flexible circuit board, which includes: a base; N-layer conductive lines, the N-layer conductive lines are stacked on one side surface of the base in a direction away from the base and electrically connected to each other Interconnection; N-1 layer of isolation layer, each layer of isolation layer is arranged between every two adjacent layers of conductive lines; wherein, when corresponding to the same electrical interconnection circuit, there are holes on the N-1th layer of isolation layer for exposure The through hole used for electrical interconnection in the N-1th layer of conductive circuit, and the projection of the through hole on the isolation layer on the substrate at least partially overlaps; the conductive material is filled in the through hole to Realize the electrical connection of the conductive lines between the layers.

进一步地,与同一电性互连通路对应的第N-1层隔离层上的通孔面积大于第N-2层隔离层上的通孔面积。Further, the area of the via holes on the N-1th isolation layer corresponding to the same electrical interconnection path is greater than the area of the via holes on the N-2th isolation layer.

进一步地,与同一电性互连通路对应的第N-2层隔离层上的通孔在所述基底上的投影位于第N-1层隔离层上的通孔在所述基底上的投影内。Further, the projection of the through hole on the N-2th isolation layer corresponding to the same electrical interconnection path on the substrate is located within the projection of the through hole on the N-1th isolation layer on the substrate .

进一步地,与同一电性互连通路对应的通孔在所述基底上的投影彼此共心。Further, the projections of the through holes corresponding to the same electrical interconnection path on the substrate are concentric with each other.

进一步地,所述隔离层上的通孔呈圆形状,且所述通孔的直径为0.1mm~8mm。Further, the through hole on the isolation layer has a circular shape, and the diameter of the through hole is 0.1mm˜8mm.

进一步地,所述隔离层由具有致密结构的聚合物薄膜材料形成,且具有电绝缘性,和/或所述隔离层的厚度为2um~125um。Further, the isolation layer is formed of a polymer film material with a dense structure and has electrical insulation, and/or the thickness of the isolation layer is 2um˜125um.

进一步地,第N层导电线路设于第N-1层隔离层上的通孔周围。Further, the Nth layer conductive circuit is arranged around the through hole on the N-1th layer isolation layer.

进一步地,每一层隔离层上的通孔的边缘厚度与该隔离层的厚度差小于5um。Further, the difference between the edge thickness of the through hole on each isolation layer and the thickness of the isolation layer is less than 5um.

本发明还提供了一种制备如上所述的多层柔性电路板的方法,其包括:The present invention also provides a method for preparing the above-mentioned multilayer flexible circuit board, which includes:

在基底的一侧表面上形成N层导电线路,所述N层导电线路在远离所述基底的方向上叠设且彼此电性互连;forming N-layer conductive circuits on one side surface of the substrate, the N-layer conductive circuits are stacked in a direction away from the substrate and electrically interconnected with each other;

形成N-1层隔离层,每一层隔离层设置于每相邻两层导电线路之间;其中,对应同一电性互连通路时,第N-1层隔离层上开设有用于暴露第N-1层导电线路中用于电性互连部分的通孔,且所述隔离层上的通孔在所述基底上的投影至少部分重叠;N-1 layers of isolation layers are formed, and each layer of isolation layers is arranged between every two adjacent layers of conductive circuits; wherein, when corresponding to the same electrical interconnection circuit, there are holes on the N-1 layer isolation layer for exposing the Nth layer. - through holes for electrical interconnection in layer 1 conductive lines, and the projections of the through holes on the isolation layer on the substrate at least partially overlap;

在所述通孔中填充导电材料以实现层间导电线路的电性连接。The conductive material is filled in the through hole to realize the electrical connection of the interlayer conductive circuit.

进一步地,利用塞孔技术将导电材料填充于所述通孔中,以实现不同层间导电线路的电连接。Further, the via hole technology is used to fill the conductive material in the through hole, so as to realize the electrical connection of different interlayer conductive lines.

本发明的有益效果:本发明的多层柔性电路及其制备方法能实现多层导电线路间的互连,而不限于相邻的上下层导电线路间互连,并使各层导电线路具有可靠的电连接,减小了由于上下层间线路高度差,引起互连结构断裂失效的风险。此外,该多层柔性电路及其制备方法还能实现大深度层间线路互连,并提升柔性电路板整体的平整度。Beneficial effects of the present invention: the multilayer flexible circuit and its preparation method of the present invention can realize the interconnection between multilayer conductive lines, not limited to the interconnection between adjacent upper and lower layer conductive lines, and make each layer of conductive lines have reliable The electrical connection reduces the risk of fracture failure of the interconnection structure due to the height difference between the upper and lower layers. In addition, the multi-layer flexible circuit and its preparation method can also realize the interconnection of lines between layers with a large depth, and improve the overall flatness of the flexible circuit board.

附图说明Description of drawings

通过结合附图进行的以下描述,本发明的实施例的上述和其它方面、特点和优点将变得更加清楚,附图中:The above and other aspects, features and advantages of embodiments of the present invention will become more apparent through the following description in conjunction with the accompanying drawings, in which:

图1是本发明实施例的多层柔性电路板的剖视图;Fig. 1 is the sectional view of the multilayer flexible circuit board of the embodiment of the present invention;

图2是本发明实施例的多层柔性电路板的结构示意图;2 is a schematic structural view of a multilayer flexible circuit board according to an embodiment of the present invention;

图3是本发明实施例的多层柔性电路板的制备方法的步骤流程图;3 is a flow chart of the steps of the method for preparing a multilayer flexible circuit board according to an embodiment of the present invention;

图4~图7是本发明实施例的多层柔性电路板的制备流程图。4 to 7 are the flow charts of the preparation of the multi-layer flexible circuit board according to the embodiment of the present invention.

具体实施方式Detailed ways

以下,将参照附图来详细描述本发明的实施例。然而,可以以许多不同的形式来实施本发明,并且本发明不应该被解释为限制于这里阐述的具体实施例。相反,提供这些实施例是为了解释本发明的原理及其实际应用,从而本领域的其他技术人员能够理解本发明的各种实施例和适合于特定预期应用的各种修改。相同的标号在整个说明书和附图中可用来表示相同的元件。Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings. This invention may, however, be embodied in many different forms and should not be construed as limited to the specific embodiments set forth herein. Rather, these embodiments are provided to explain the principles of the invention and its practical application, so that others skilled in the art can understand various embodiments of the invention and various modifications as are suited to particular intended uses. The same reference numerals may be used to refer to the same elements throughout the specification and drawings.

在附图中,为了使组件清晰展示,夸大了层和区域的厚度。In the drawings, the thicknesses of layers and regions are exaggerated for clear illustration of components.

图1是本发明实施例的多层柔性电路板的剖视图。图2是本发明实施例的多层柔性电路板的结构示意图。FIG. 1 is a cross-sectional view of a multilayer flexible circuit board according to an embodiment of the present invention. FIG. 2 is a schematic structural diagram of a multilayer flexible circuit board according to an embodiment of the present invention.

参照图1,根据本发明实施例的多层柔性电路板包括基底1、导电线路2、隔离层3、导电材料4。Referring to FIG. 1 , a multilayer flexible circuit board according to an embodiment of the present invention includes a substrate 1 , conductive lines 2 , isolation layers 3 , and conductive materials 4 .

基底1的厚度为15μm。优选地,在本实施例中,基底1的厚度为10μm。The thickness of the substrate 1 is 15 μm. Preferably, in this embodiment, the thickness of the substrate 1 is 10 μm.

N层导电线路2在远离基底1的方向上叠设于基底1的一侧表面且彼此电性互连。The N-layer conductive lines 2 are stacked on one side of the substrate 1 in a direction away from the substrate 1 and electrically interconnected with each other.

隔离层3的数量为N-1层。每一层隔离层3设置于每相邻两层导电线路2之间。其中,对应同一电性互连通路时,第N-1层隔离层3上开设有用于暴露第N-1层导电线路2中用于电性互连部分的通孔3a,且隔离层3上的通孔3a在基底1上的投影至少部分重叠。在这里,N大于或等于3,N为正整数,也就是说隔离层3的数量可以为两层、三层或三层以上,本发明并不限制于此。需要说明的是,这里所述的“第N-1层隔离层3上开设有用于暴露第N-1层导电线路2中用于电性互连部分的通孔3a”,是指该第N-1层隔离层3上的通孔使得第N-1层导电线路2上与基底大致平行且更加远离基底的一侧表面上用于电性互连的部分不被该第N-1层隔离层3所遮蔽;在一些实施例中,本申请的多层柔性电路板可能会被制造为在初始状态即具有非平面的结构特征,此种类似的情况同样适用上述对于隔离层上通孔和导线线路中电性互连部分结构关系的特征限定。The number of isolation layers 3 is N-1 layers. Each layer of isolation layer 3 is disposed between every two adjacent layers of conductive circuits 2 . Wherein, when corresponding to the same electrical interconnection path, a through hole 3a for exposing the electrical interconnection part in the conductive circuit 2 of the N-1th layer is opened on the N-1th layer isolation layer 3, and the isolation layer 3 The projections of the through holes 3a on the substrate 1 at least partially overlap. Here, N is greater than or equal to 3, and N is a positive integer, that is to say, the number of isolation layers 3 may be two, three or more than three, and the present invention is not limited thereto. It should be noted that the "N-1th layer isolation layer 3 is provided with a through hole 3a for exposing the N-1th layer conductive circuit 2 for electrical interconnection" refers to the N-1st The through hole on the first layer of isolation layer 3 makes the part of the N-1th layer of conductive circuit 2 that is approximately parallel to the substrate and farther away from the substrate for electrical interconnection not isolated by the N-1th layer layer 3; in some embodiments, the multilayer flexible circuit board of the present application may be manufactured to have non-planar structural features in the initial state, and this similar situation is also applicable to the above-mentioned through holes and The characteristic definition of the structural relationship of the electrical interconnection part in the wire circuit.

总体而言,两层或两层以上的隔离层3依次叠层形成在第一层导电线路2远离基底1的一侧。通孔3a与需要连通的导电线路相对以暴露出需要互连的导电线路2,与同一电性互连通路对应的第N-1层隔离层3上的通孔面积大于第N-2层隔离层3上的通孔面积,从而使需要互连的导电线路部分裸露出来。In general, two or more isolation layers 3 are sequentially stacked and formed on the side of the first-layer conductive circuit 2 away from the substrate 1 . The through hole 3a is opposite to the conductive circuit that needs to be connected to expose the conductive circuit 2 that needs to be interconnected, and the area of the through hole on the N-1 layer isolation layer 3 corresponding to the same electrical interconnection circuit is larger than that of the N-2 layer isolation layer. The area of the via hole on layer 3, so that the conductive lines that need to be interconnected are partially exposed.

在进行相邻多层线路2互连时,与同一电性互连通路对应的第N-2层隔离层3上的通孔3a在基底1上的投影位于第N-1层隔离层3上的通孔3a在基底1上的投影内。优选地,在本实施例中,在进行相邻多层线路2互连时,与同一电性互连通路对应的通孔3a在基底1上的投影彼此共心。隔离层3上的通孔3a呈圆形状,通孔3a的直径可以为0.1mm~8mm。但本发明并不限制于此,通孔3a也可以是方形或其它。具体地,在隔离层3上采用机械钻孔方式制备通孔3a用于线路互连,其边缘光滑平整。通孔3a的边缘厚度可能由于在机械钻孔时出现磨损或减薄。为了保证隔离层3的平整度,在本实施例中,通孔3a的边缘厚度与隔离层3的厚度差小于5um。When interconnecting adjacent multilayer lines 2, the projection of the through hole 3a on the N-2th layer isolation layer 3 corresponding to the same electrical interconnection path on the substrate 1 is located on the N-1th layer isolation layer 3 The through hole 3a is within the projection on the substrate 1 . Preferably, in this embodiment, when adjacent multilayer circuits 2 are interconnected, the projections of the through holes 3 a corresponding to the same electrical interconnection path on the substrate 1 are concentric with each other. The through hole 3 a on the isolation layer 3 is in a circular shape, and the diameter of the through hole 3 a may be 0.1 mm˜8 mm. But the present invention is not limited thereto, and the through hole 3a may also be square or other. Specifically, through-holes 3 a are prepared on the isolation layer 3 by means of mechanical drilling for circuit interconnection, and the edges thereof are smooth and flat. The edge thickness of the through hole 3a may be due to abrasion or thinning during mechanical drilling. In order to ensure the flatness of the isolation layer 3 , in this embodiment, the difference between the edge thickness of the through hole 3 a and the thickness of the isolation layer 3 is less than 5 um.

隔离层3采用具有致密结构的聚合物薄膜材料制成,且具有电绝缘性,其厚度为2um~125um。隔离层3表面涂覆有易粘附层,其表面张力大于45达因,厚度小于1um。The isolation layer 3 is made of a polymer film material with a dense structure and has electrical insulation properties, and its thickness is 2um-125um. The surface of the isolation layer 3 is coated with an easy-adhesion layer, the surface tension of which is greater than 45 dyne, and the thickness is less than 1um.

第N层导电线路2设于第N-1层隔离层3上的通孔3a周围。一般地,第N层导电线路3恰好围绕第N-1层隔离层通孔3a的边缘走线,但本发明并不限制于此,导电线路3可以根据实际走线需要来布局。导电线路3的材料为纳米金、纳米银、纳米铜、纳米铝及金属合金材料等。导电线路采用印刷技术图形化制备,具体可以采用丝网印刷或凹版印刷或喷墨印刷或柔版印刷或转移印刷或气溶胶印刷工艺形成。The N-th layer conductive circuit 2 is disposed around the through hole 3 a on the N-1-th layer isolation layer 3 . Generally, the conductive lines 3 of the Nth layer are just routed around the edge of the through hole 3a of the isolation layer of the N-1th layer, but the present invention is not limited thereto, and the conductive lines 3 can be laid out according to actual wiring needs. The conductive circuit 3 is made of nano-gold, nano-silver, nano-copper, nano-aluminum and metal alloy materials. The conductive circuit is patterned by printing technology, which can be formed by screen printing, gravure printing, inkjet printing, flexographic printing, transfer printing or aerosol printing.

需要说明的是,通过隔离层3上的通孔3a,可以将任意层的导电线路电性连接起来,而不限于相邻的上下层导电线路间互连。作为本发明的另一实施例,例如,当需要实现不相邻的上下层导电线路间互连时,例如是实现第一层隔离层和第三层隔离层上的导电线路电性连接时,同样地,第一层隔离层、第二层隔离层上和第三层隔离层上的导电线路上开设通孔,第一层隔离层和第三层隔离层上通孔相邻的地方布设有导电线路,但是第二层隔离层上相邻通孔的地方没有布设导电线路。It should be noted that through the through hole 3 a on the isolation layer 3 , the conductive lines of any layer can be electrically connected, not limited to the interconnection between the adjacent upper and lower layer conductive lines. As another embodiment of the present invention, for example, when it is necessary to realize the interconnection between the upper and lower conductive lines that are not adjacent, for example, when realizing the electrical connection of the conductive lines on the first isolation layer and the third isolation layer, Similarly, through holes are opened on the conductive lines on the first isolation layer, the second isolation layer and the third isolation layer, and the conductive lines are arranged in the adjacent places of the through holes on the first isolation layer and the third isolation layer. , but no conductive lines are laid on the adjacent through holes on the second isolation layer.

导电材料4填充于通孔3a内以实现不同隔离层3上导电线路的电性连接。导电材料4具体为采用高固含量银导电浆料,并利用塞孔技术填充于互连盲孔中,使得上下层间导电线路互连电导通,防止由于盲孔内导电线路层间的高度差及导电材料4填充不实引起电路失效。The conductive material 4 is filled in the through hole 3 a to realize the electrical connection of the conductive circuits on different isolation layers 3 . The conductive material 4 is specifically made of silver conductive paste with high solid content, and is filled in the interconnection blind hole by using the plug hole technology, so that the interconnection of the conductive lines between the upper and lower layers is electrically conducted, and prevents the gap between the layers of the conductive lines in the blind hole from being And the conductive material 4 is filled incorrectly to cause circuit failure.

图3是本发明实施例的多层柔性电路板的制备方法的步骤流程图。FIG. 3 is a flow chart of the steps of the method for manufacturing a multilayer flexible circuit board according to an embodiment of the present invention.

结合图1、图2和图3,本发明的实施例还提供了一种多层柔性电路板的连接方法。所述方法具体包括以下步骤:Referring to FIG. 1 , FIG. 2 and FIG. 3 , the embodiment of the present invention also provides a method for connecting multilayer flexible circuit boards. Described method specifically comprises the following steps:

步骤210:在基底的一侧表面上形成N层导电线路,所述N层导电线路在远离所述基底的方向上叠设且彼此电性互连。Step 210: forming N-layer conductive circuits on one side of the substrate, the N-layer conductive circuits are stacked in a direction away from the substrate and electrically interconnected with each other.

步骤220:形成N-1层隔离层,每一层隔离层设置于每相邻两层导电线路之间;其中,对应同一电性互连通路时,第N-1层隔离层上开设有用于暴露第N-1层导电线路中用于电性互连部分的通孔,且所述隔离层上的通孔在所述基底上的投影至少部分重叠。Step 220: Forming N-1 layers of isolation layers, each layer of isolation layers is arranged between every two adjacent layers of conductive lines; wherein, when corresponding to the same electrical interconnection circuit, there are holes on the N-1th layer of isolation layers for The via holes used for electrical interconnection in the N-1th layer of conductive circuits are exposed, and the projections of the via holes on the isolation layer on the substrate at least partially overlap.

步骤230:在通孔中填充导电材料以实现层间导电线路的电性连接。Step 230 : Fill the via hole with conductive material to realize the electrical connection of the interlayer conductive circuit.

优选地,通过塞孔技术将导电材料填充于通孔中,以实现不同层间导电线路的电连接。Preferably, the conductive material is filled in the through hole by plugging technology, so as to realize the electrical connection of different interlayer conductive lines.

此外,还可以在最后一层导电线路之上再形成一层隔离层,以保护导电线路。但本发明并不限制于此。In addition, another layer of isolation layer can be formed on the last layer of conductive lines to protect the conductive lines. But the present invention is not limited thereto.

下面将结合具体的实施例进一步介绍多层柔性电路板的制备过程。图4~图7是本发明实施例的多层柔性电路板的制备流程图。The preparation process of the multi-layer flexible circuit board will be further described below in conjunction with specific examples. 4 to 7 are the flow charts of the preparation of the multi-layer flexible circuit board according to the embodiment of the present invention.

如图4所示,在制备三层柔性电路板时,首先在基底1上通过喷墨印刷(Dimatix3000)的方式图形化沉积纳米银导电材料,材料沉积厚度通过喷印的次数来控制。经过对流烘箱130℃固化烧结20分钟后形成第一导电线路21,第一层导电线路21烧结后的厚度为5um。该基底为柔性基底,具体为PET薄膜,其厚度为15um。As shown in FIG. 4 , when preparing a three-layer flexible circuit board, firstly, the nano-silver conductive material is patterned and deposited on the substrate 1 by means of inkjet printing (Dimatix3000), and the material deposition thickness is controlled by the number of times of printing. After curing and sintering in a convection oven at 130° C. for 20 minutes, the first conductive circuit 21 is formed, and the thickness of the first conductive circuit 21 after sintering is 5 μm. The substrate is a flexible substrate, specifically a PET film with a thickness of 15um.

如图5所示,在第一层导电线路21上形成具有通孔的第一隔离层31。第一隔离层31的通孔直径大小为0.1mm第一隔离层31的通孔与需要互连的第一层导电线路21相对,以使需要互连的第一导电线路21暴露出来。在第一隔离层31上,通过图形化喷墨导电纳米银材料后形成第二层导电线路22。As shown in FIG. 5 , a first isolation layer 31 having through holes is formed on the first-layer conductive circuit 21 . The diameter of the through hole of the first isolation layer 31 is 0.1 mm. The through hole of the first isolation layer 31 is opposite to the first-layer conductive circuit 21 to be interconnected, so that the first conductive circuit 21 to be interconnected is exposed. On the first isolation layer 31 , the second layer of conductive lines 22 is formed after patterning the ink-jet conductive nano-silver material.

如图6所示,再贴合具有通孔的第二隔离层32。其中第二隔离层32的通孔直径大于第一隔离层31的通孔直径,并且第二隔离层32的通孔直径比第一隔离层31的通孔共圆心。具体地,第二隔离层32的通孔直径大小为0.2mm。由于第二隔离层32的通孔直径比第一隔离层31的通孔直径大,使得第一隔离层31上面对第二通孔处的导电线路被裸露出来,方便层间线路的互连。第二隔离层32上通过图形化喷墨导电纳米银材料后,得到第三层导电线路23。As shown in FIG. 6 , the second isolation layer 32 having through holes is attached. The diameter of the through hole of the second isolation layer 32 is larger than the diameter of the through hole of the first isolation layer 31 , and the diameter of the through hole of the second isolation layer 32 is larger than that of the first isolation layer 31 . Specifically, the diameter of the through hole of the second isolation layer 32 is 0.2 mm. Because the diameter of the through hole of the second isolation layer 32 is larger than the diameter of the through hole of the first isolation layer 31, the conductive circuit facing the second through hole on the first isolation layer 31 is exposed, which facilitates the interconnection of the interlayer circuit . After patterning the inkjet conductive nano-silver material on the second isolation layer 32 , the third layer of conductive circuit 23 is obtained.

最后利用塞孔技术将高固含量银导电浆料填充于上述两层隔离层的通孔中,使得第一层导电线路21、第二层导电线路22、第三层导电线路23之间互连电导通。Finally, the high-solid-content silver conductive paste is filled in the through holes of the above-mentioned two-layer isolation layer by plugging technology, so that the first layer of conductive lines 21, the second layer of conductive lines 22, and the third layer of conductive lines 23 are interconnected. Electrical conduction.

同样的原理,如图7所示,在制备四层导电电路板时,在形成第三层导电线路23后,继续在第三层导电线路23上贴合具有通孔的第三隔离层33。第三隔离层33上通过图形化喷墨导电纳米银材料后,得到第四层导电线路24。最后利用塞孔技术将高固含量银导电浆料填充于上述三层隔离层通孔形成的互连盲孔中,使得四层导电线路之间互连电导通。需要注意的是,第三隔离层33上的通孔直径大于第二隔离层32的通孔直径,其直径大小为0.3mm。而在不需要层间互连的部位,可以用第一隔离层31、第二隔离层32和第三隔离层33进行覆盖,形成绝缘层。由于采用喷墨印刷方式制备导电线路时,其厚度在um量级,特别在第一隔离层31、第二隔离层32和第三隔离层33的通孔处存在一定的高度差,喷墨印刷无法使导电材料填满互连盲孔,容易引起层间线路互连时产生连接不连续、裂缝等现象,引起电路性能的失效。因此,对于多层柔性电路,最后采用了塞孔技术将高固含量银导电浆料填充于互连盲孔中(如图1所示),使导电浆料填充满互连盲孔,使各导电线路层实现可靠的电连接,防止由于导电线路层间高度差导致的填充不实的现象。In the same principle, as shown in FIG. 7 , when preparing a four-layer conductive circuit board, after forming the third-layer conductive circuit 23 , continue to attach the third isolation layer 33 with through holes on the third-layer conductive circuit 23 . After the patterned inkjet conductive nano-silver material is passed on the third isolation layer 33 , the fourth layer of conductive circuit 24 is obtained. Finally, the high-solid-content silver conductive paste is filled into the blind interconnection holes formed by the through-holes of the above-mentioned three-layer isolation layer by using plug hole technology, so that the interconnection between the four-layer conductive lines is electrically conducted. It should be noted that the diameter of the through hole on the third isolation layer 33 is larger than the diameter of the through hole on the second isolation layer 32 , and its diameter is 0.3 mm. Whereas interlayer interconnection is not required, the first isolation layer 31 , the second isolation layer 32 and the third isolation layer 33 may be used to cover to form an insulating layer. Since the conductive circuit is prepared by ink-jet printing, its thickness is in the order of um, and there is a certain height difference in the through holes of the first isolation layer 31, the second isolation layer 32 and the third isolation layer 33. Ink-jet printing It is impossible to make the conductive material fill the interconnection blind holes, which may easily cause connection discontinuity, cracks and other phenomena when interlayer lines are interconnected, resulting in failure of circuit performance. Therefore, for multi-layer flexible circuits, plug hole technology is finally used to fill the high-solid silver conductive paste in the interconnection blind holes (as shown in Figure 1), so that the conductive paste fills the interconnection blind holes, so that each The conductive circuit layer realizes reliable electrical connection and prevents false filling caused by the height difference between the conductive circuit layers.

综上所述,本发明实施例的多层柔性电路及其制备方法采用柔性薄膜作为基底和相邻线路层间的隔离层材料,隔离层上预制通孔用于上下导电线路间的互联;且在多层导电线路互连处,外部隔离层的通孔直径大于内部隔离层通孔的直径,并露出下层电路中需要互连的导电线路。柔性电路板上的导电线路采用印刷技术进行制备,并通过塞孔技术在通孔中填充导电浆料。采用该方法制备的多层柔性电路板,能获得可靠的层间互连,防止由于通孔中导线线路层高度差引起的导线开裂、断路等电路失效现象,适用于多层柔性电路板互连结构中。此外,本发明的实施例并不限于相邻的上下层线路间互连,能够实现大深度层间线路互连,并提升柔性电路板整体的平整度。To sum up, the multi-layer flexible circuit and its preparation method according to the embodiment of the present invention use a flexible film as the material for the isolation layer between the substrate and adjacent circuit layers, and the prefabricated through holes on the isolation layer are used for the interconnection between the upper and lower conductive circuits; and At the interconnection of multi-layer conductive lines, the diameter of the through hole of the outer isolation layer is larger than the diameter of the through hole of the inner isolation layer, and exposes the conductive lines that need to be interconnected in the underlying circuit. The conductive circuit on the flexible circuit board is prepared by printing technology, and the conductive paste is filled in the through hole by plugging technology. The multilayer flexible circuit board prepared by this method can obtain reliable interlayer interconnection and prevent circuit failure phenomena such as wire cracking and circuit breakage caused by the height difference of the wire line in the through hole, and is suitable for interconnection of multilayer flexible circuit boards. in structure. In addition, the embodiments of the present invention are not limited to the interconnection between adjacent upper and lower layers of circuits, and can realize the interconnection of circuits between layers with a large depth, and improve the overall flatness of the flexible circuit board.

虽然已经参照特定实施例示出并描述了本发明,但是本领域的技术人员将理解:在不脱离由权利要求及其等同物限定的本发明的精神和范围的情况下,可在此进行形式和细节上的各种变化。While the invention has been shown and described with reference to particular embodiments, it will be understood by those skilled in the art that changes may be made in the form and scope thereof without departing from the spirit and scope of the invention as defined by the claims and their equivalents. Various changes in details.

Claims (10)

1.一种多层柔性电路板,其特征在于,包括:1. A multilayer flexible circuit board, characterized in that, comprising: 基底;base; N层导电线路,所述N层导电线路在远离所述基底的方向上叠设于所述基底的一侧表面且彼此电性互连;N-layer conductive lines, the N-layer conductive lines are stacked on one side surface of the base in a direction away from the base and electrically interconnected with each other; N-1层隔离层,每一层隔离层设置于每相邻两层导电线路之间;其中,对应同一电性互连通路时,第N-1层隔离层上开设有用于暴露第N-1层导电线路中用于电性互连部分的通孔,且所述隔离层上的通孔在所述基底上的投影至少部分重叠;N-1 layer of isolation layer, each layer of isolation layer is arranged between every two adjacent layers of conductive lines; wherein, when corresponding to the same electrical interconnection circuit, there are holes on the N-1th layer of isolation layer for exposing the N-th A through hole for an electrical interconnection part in a layer 1 conductive circuit, and the projection of the through hole on the isolation layer on the substrate at least partially overlaps; 导电材料,填充于所述通孔中以实现层间导电线路的电性连接。The conductive material is filled in the through hole to realize the electrical connection of the interlayer conductive circuit. 2.根据权利要求1所述的多层柔性电路板,其特征在于,与同一电性互连通路对应的第N-1层隔离层上的通孔面积大于第N-2层隔离层上的通孔面积。2. The multilayer flexible circuit board according to claim 1, wherein the area of the through hole on the N-1th isolation layer corresponding to the same electrical interconnection path is larger than that on the N-2th isolation layer. Via area. 3.根据权利要求2所述的多层柔性电路板,其特征在于,与同一电性互连通路对应的第N-2层隔离层上的通孔在所述基底上的投影位于第N-1层隔离层上的通孔在所述基底上的投影内。3. The multilayer flexible circuit board according to claim 2, wherein the projection of the through hole on the substrate on the N-2th isolation layer corresponding to the same electrical interconnection path is located at the N-th The vias on the 1-layer isolation layer are in projection on the substrate. 4.根据权利要求1所述的多层柔性电路板,其特征在于,与同一电性互连通路对应的通孔在所述基底上的投影彼此共心。4 . The multilayer flexible circuit board according to claim 1 , wherein the projections of the through holes corresponding to the same electrical interconnection path on the substrate are concentric with each other. 5.根据权利要求1所述的多层柔性电路板,其特征在于,所述通孔呈圆形状,且所述通孔的直径为0.1mm~8mm。5 . The multilayer flexible circuit board according to claim 1 , wherein the through hole is in a circular shape, and the diameter of the through hole is 0.1 mm˜8 mm. 6.根据权利要求1所述的多层柔性电路板,其特征在于,所述隔离层由具有致密结构的聚合物薄膜材料形成,且具有电绝缘性,和/或所述隔离层的厚度为2um~125um。6. The multilayer flexible circuit board according to claim 1, characterized in that, the isolation layer is formed by a polymer film material with a dense structure, and has electrical insulation, and/or the thickness of the isolation layer is 2um~125um. 7.根据权利要求1所述的多层柔性电路板,其特征在于,第N层导电线路设于第N-1层隔离层上的通孔周围。7 . The multi-layer flexible circuit board according to claim 1 , wherein the Nth layer conductive circuit is arranged around the through hole on the N-1th layer isolation layer. 8 . 8.根据权利要求1所述的多层柔性电路板,其特征在于,每一层隔离层上的通孔的边缘厚度与该隔离层的厚度差小于5um。8 . The multilayer flexible circuit board according to claim 1 , wherein the difference between the edge thickness of the through hole on each isolation layer and the thickness of the isolation layer is less than 5 um. 9.一种制备权利要求1至8任一项所述的多层柔性电路板的方法,其特征在于,包括:9. A method for preparing the multilayer flexible circuit board according to any one of claims 1 to 8, characterized in that, comprising: 在基底的一侧表面上形成N层导电线路,所述N层导电线路在远离所述基底的方向上叠设且彼此电性互连;forming N-layer conductive circuits on one side surface of the substrate, the N-layer conductive circuits are stacked in a direction away from the substrate and electrically interconnected with each other; 形成N-1层隔离层,每一层隔离层设置于每相邻两层导电线路之间;其中,对应同一电性互连通路时,第N-1层隔离层上开设有用于暴露第N-1层导电线路中用于电性互连部分的通孔,且所述隔离层上的通孔在所述基底上的投影至少部分重叠;N-1 layers of isolation layers are formed, and each layer of isolation layers is arranged between every two adjacent layers of conductive circuits; wherein, when corresponding to the same electrical interconnection circuit, there are holes on the N-1 layer isolation layer for exposing the Nth layer. - through holes for electrical interconnection in layer 1 conductive lines, and the projections of the through holes on the isolation layer on the substrate at least partially overlap; 在所述通孔中填充导电材料以实现层间导电线路的电性连接。The conductive material is filled in the through hole to realize the electrical connection of the interlayer conductive circuit. 10.根据权利要求9所述的制备多层柔性电路板的方法,其特征在于,利用塞孔技术将导电材料填充于所述通孔中,以实现不同层间导电线路的电连接。10 . The method for preparing a multi-layer flexible circuit board according to claim 9 , wherein the via hole technology is used to fill the conductive material into the through hole, so as to realize the electrical connection of the conductive circuits between different layers. 11 .
CN201611234484.1A 2016-12-28 2016-12-28 Multi-layer flexible circuit board and preparation method thereof Pending CN108260302A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201611234484.1A CN108260302A (en) 2016-12-28 2016-12-28 Multi-layer flexible circuit board and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201611234484.1A CN108260302A (en) 2016-12-28 2016-12-28 Multi-layer flexible circuit board and preparation method thereof

Publications (1)

Publication Number Publication Date
CN108260302A true CN108260302A (en) 2018-07-06

Family

ID=62719443

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201611234484.1A Pending CN108260302A (en) 2016-12-28 2016-12-28 Multi-layer flexible circuit board and preparation method thereof

Country Status (1)

Country Link
CN (1) CN108260302A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111182715A (en) * 2020-02-12 2020-05-19 福建世卓电子科技有限公司 Multilayer flexible circuit board with partially exposed inner layer and production process
CN114286511A (en) * 2021-12-28 2022-04-05 西北工业大学宁波研究院 Multilayer flexible circuit and preparation method thereof

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06125158A (en) * 1992-10-13 1994-05-06 Nec Corp Printed-circuit board
CN1373512A (en) * 2001-02-28 2002-10-09 国际商业机器公司 Interlink structure with accurate conductor
CN101080146A (en) * 2006-05-24 2007-11-28 富葵精密组件(深圳)有限公司 A method for making L2 blind hole of high-density interconnection circuit board
CN102361538A (en) * 2011-10-14 2012-02-22 电子科技大学 Method for processing printed circuit two-level blind hole
CN102802360A (en) * 2012-08-17 2012-11-28 大连太平洋电子有限公司 Anti-breakdown isolated laser hole blasting method in PCB processing
CN103187389A (en) * 2012-06-14 2013-07-03 珠海越亚封装基板技术股份有限公司 Multilayer electronic structure with stair-stepping holes
CN104602464A (en) * 2015-01-23 2015-05-06 江门崇达电路技术有限公司 Manufacturing method of copper-cladded ladder hole of circuit board ladder surface and application of manufacturing method

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06125158A (en) * 1992-10-13 1994-05-06 Nec Corp Printed-circuit board
CN1373512A (en) * 2001-02-28 2002-10-09 国际商业机器公司 Interlink structure with accurate conductor
CN101080146A (en) * 2006-05-24 2007-11-28 富葵精密组件(深圳)有限公司 A method for making L2 blind hole of high-density interconnection circuit board
CN102361538A (en) * 2011-10-14 2012-02-22 电子科技大学 Method for processing printed circuit two-level blind hole
CN103187389A (en) * 2012-06-14 2013-07-03 珠海越亚封装基板技术股份有限公司 Multilayer electronic structure with stair-stepping holes
CN102802360A (en) * 2012-08-17 2012-11-28 大连太平洋电子有限公司 Anti-breakdown isolated laser hole blasting method in PCB processing
CN104602464A (en) * 2015-01-23 2015-05-06 江门崇达电路技术有限公司 Manufacturing method of copper-cladded ladder hole of circuit board ladder surface and application of manufacturing method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
布莱德: "《增值印刷》", 29 February 2012 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111182715A (en) * 2020-02-12 2020-05-19 福建世卓电子科技有限公司 Multilayer flexible circuit board with partially exposed inner layer and production process
CN114286511A (en) * 2021-12-28 2022-04-05 西北工业大学宁波研究院 Multilayer flexible circuit and preparation method thereof

Similar Documents

Publication Publication Date Title
CN103997862B (en) Method for manufacturing low-stress low-warpage ultrathin odd-layer coreless board
US20150382459A1 (en) Printed Circuit Board And Method For Fabricating The Same, And Apparatus For Fabricating Printed Circuit Borad
CN103491706B (en) Manufacturing method of high-thermal-conductivity printed circuit board and printed circuit board
CN105764269A (en) A kind of processing method of PCB and PCB
CN104582240A (en) Circuit board and circuit board manufacturing method
TWI733655B (en) Printed circuit boards having profiled conductive layer and methods of manufacturing same
TWI676404B (en) Hollow flexible circuit board and method for manufacturing same
TWI590734B (en) Flexible circuit board and manufacturing method for same
CN107484323A (en) Multi-layer flexible circuit board and manufacturing method thereof
CN107801309A (en) The preparation method of six sandwich circuit boards and six sandwich circuit boards
CN110621123A (en) Manufacturing method of heat-conducting PCB and PCB
CN105578704A (en) Multi-layer flexible circuit board and manufacturing method thereof
CN108260302A (en) Multi-layer flexible circuit board and preparation method thereof
TWI578873B (en) Manufacturing method of high-density multilayer board
TWI503902B (en) Semiconductor package and manufacturing method thereof
CN103974521B (en) Multilayer wiring board and method for manufacturing same
CN108076581A (en) Multi-layer flexible circuit board and preparation method thereof
TW201530728A (en) Integrated circuit packaging system with embedded component and method of manufacture thereof
TWI441585B (en) Line laminating circuit structure
TWM497402U (en) Multi-layer circuit board
TW201336367A (en) Printed circuit board and method for manufacturing same
KR100704920B1 (en) Printed circuit board and manufacturing method using bump board
CN210351765U (en) Multilayer rigid-flex printed circuit board
CN103384443B (en) Conductive through-hole structure for circuit boards
CN202949624U (en) Multilayer circuit board

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20180706