CN108052739B - Method for designing quick channel of semi-custom back-end design of integrated circuit - Google Patents
Method for designing quick channel of semi-custom back-end design of integrated circuit Download PDFInfo
- Publication number
- CN108052739B CN108052739B CN201711326399.2A CN201711326399A CN108052739B CN 108052739 B CN108052739 B CN 108052739B CN 201711326399 A CN201711326399 A CN 201711326399A CN 108052739 B CN108052739 B CN 108052739B
- Authority
- CN
- China
- Prior art keywords
- data
- design
- command
- end design
- updated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000013461 design Methods 0.000 title claims abstract description 111
- 238000000034 method Methods 0.000 title claims abstract description 25
- 230000008569 process Effects 0.000 claims description 5
- 238000013524 data verification Methods 0.000 claims 2
- 238000012545 processing Methods 0.000 description 6
- 238000012795 verification Methods 0.000 description 6
- 238000012938 design process Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000013459 approach Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012958 reprocessing Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
- 230000002194 synthesizing effect Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses a method for designing a fast channel of semi-custom back-end design of an integrated circuit. Step S1: the back-end design tool obtains the original data and the updated data. Step S2: and forming data difference information by comparing the original data and the updated data, and analyzing the data difference information to generate an execution command. Step S3: the execution command is executed to synthesize design data for a fast channel design. Step S4: the design data is applied to the actual engineering design to record critical execution information. Step S5: and analyzing and judging whether the key execution information meets the preset design standard. The invention discloses a method for designing a quick channel of semi-custom back-end design of an integrated circuit, which avoids the situation that the back-end design lags behind the front-end design, enables the back-end design to be synchronously carried out with the front-end design in advance, improves the design efficiency of a back-end design link, and shortens the design period of the whole chip.
Description
Technical Field
The invention belongs to the technical field of design automation (EDA) in the integrated circuit design industry, and particularly relates to a method for designing a quick channel of semi-custom back-end design of an integrated circuit.
Background
Currently, in the field of design automation EDA technology in the integrated circuit design industry, semi-custom backend designs are classified into a flat design method and a hierarchical design method. With the increasing scale of integrated circuits, higher requirements are placed on the existing design technology, especially on semi-custom back-end designs.
When the chip design scale is too large, the conventional flat back-end design approach takes an intolerable time cost and may not result or result poorly. Therefore, for large-scale chip design projects, a hierarchical back-end design flow must be used by the industry in view of the endurance and runtime of EDA design tools.
Compared with the flattening process, the hierarchical design can enable more key design links to be synchronously and parallelly designed. However, in the hierarchical design process, the design links between the front-end design and the back-end design require sequential design. Meanwhile, due to the characteristic of long back-end design process, a later key design link in the back-end design needs to wait for a previous design data result in the current conventional design process, so that a large amount of waiting time is wasted. Because the hierarchical design flow has a lot of additional work to be done, the design flow period and the design complexity are obviously increased, how to synchronously carry out the later key design and the front end design in the hierarchical back end design as much as possible, the chip design period is effectively shortened and the design efficiency is effectively improved, no effective method is available in the conventional semi-customized back end design at present, and the technical problem which needs to be solved urgently in the current situation of the hierarchical back end design is also solved.
Disclosure of Invention
The present invention addresses the above-identified needs in the art by providing a method for designing a fast channel for semi-custom back-end design of an integrated circuit.
The invention adopts the following technical scheme that the method for designing the quick channel of the semi-customized back end design of the integrated circuit comprises the following steps:
step S1: a back-end design tool acquires original data and updated data;
step S2: forming data difference information by comparing the original data and the updated data, and analyzing the data difference information to generate an execution command;
step S3: executing the execution command to synthesize design data for a fast channel design;
step S4: applying the design data to an actual engineering design to record key execution information;
step S5: and analyzing and judging whether the key execution information meets the preset design standard, if so, outputting correct result data, and otherwise, outputting wrong result data and executing the step S2.
According to the above technical solution, in step S1, the original data includes an original SDC file and an original netlist file, and the updated data includes an updated SDC file and an updated netlist file.
According to the above technical solution, in step S2, the execution command includes, but is not limited to, a data strip command, a data processing command, a data composition command, and a data comparison verification command.
According to the above technical solution, in step S2, the data difference information includes the content and type of the data.
According to the above technical solution, in step S2, the back-end design tool analyzes the data difference information, specifically: the content and type of data is defined and validated.
According to the above technical solution, in step S3, the back-end design tool sequentially executes a data stripping command, a data processing command, a data composition command, and a data comparison verification command.
The method for designing the fast channel of the semi-customized back end design of the integrated circuit has the advantages of avoiding the back end design from lagging the front end design, enabling the back end design to be synchronously carried out with the front end design in advance, improving the design efficiency of a back end design link and shortening the design period of the whole chip.
Drawings
Fig. 1 is a block flow diagram of a preferred embodiment of the present invention.
Fig. 2 is a flow chart of the data acquisition part of the preferred embodiment of the present invention.
FIG. 3 is a flow diagram of the execute command portion of the preferred embodiment of the present invention.
FIG. 4 is a flow diagram of processing a portion of synthetic design data in accordance with a preferred embodiment of the present invention.
FIG. 5 is a flow diagram of the verify correctness portion of the preferred embodiment of the present invention.
Detailed Description
The invention discloses a method for designing a fast channel of an integrated circuit semi-custom back end design, and the specific implementation mode of the invention is further described by combining the preferred embodiment.
Referring to fig. 1 of the drawings, fig. 1 shows a specific flow of the integrated circuit semi-custom back-end design fast channel design method. Referring to fig. 2 to 5 of the drawings, preferably, the integrated circuit semi-custom back-end design fast channel design method includes the following steps:
step S1: a back-end design tool acquires original data and updated data;
step S2: forming data difference information by comparing the original data and the updated data, and analyzing the data difference information to generate an execution command;
step S3: executing the execution command to synthesize design data (new data) for a fast channel design;
step S4: applying (importing and executing) the design data to an actual engineering design to record key execution information;
step S5: and analyzing and judging whether the key execution information meets the preset design standard, if so, outputting correct result data, and otherwise, outputting wrong result data and executing the step S2.
In step S1, the original data includes an original SDC file and an original netlist file, and the updated data includes an updated SDC file and an updated netlist file. We define that the original data is the data used in the current stage (including the relevant data returned due to the output of the erroneous result data in step S5), and the updated data is the data that has been completed in the front-end design process but has not been generated by the preceding design step.
In step S2, the execution command includes, but is not limited to, a data strip command, a data processing command, a data composition command, and a data comparison and verification command.
In step S2, the data difference information includes the content and type of the data.
In step S2, the back-end design tool analyzes the data difference information, specifically: the content and type of data is defined and validated.
In step S3, the back-end design tool executes the data stripping command, the data processing command, the data synthesizing command, and the data comparison and verification command in sequence. In a data stripping link, new and old data are defined according to engineering design functions, content attributes, design stage and the like by running a data stripping command, and data stripping is carried out. And in the data processing link, useless parts in the old data are removed, and updated data which needs to be reserved in the new data are extracted. And integrating useful contents retained by new and old data in a data synthesis link to form complete design data. And carrying out integrity and correctness check on the design data in a data comparison and verification link.
In step S4, the correctness process of the final data in the engineering application is completed through this step, so that the data can be guaranteed to correctly operate in the actual engineering design link and obtain a correct and effective design result, and the main links are as follows: new data import, actual engineering application, data operation information recording and key execution data output. In the stage of verifying correctness, firstly, the obtained rapid channel design data is imported into an actual engineering project, then simple and rapid execution is carried out, meanwhile, the recording work of key information is carried out in the execution process, finally, the key execution information is analyzed, if the analysis result meets the design requirement, the passing information is output, otherwise, error result data is output, and the error result data is fed back to the link of executing the command for reprocessing.
It is worth mentioning that after the fast channel design data passes the correctness verification, the fast channel design data can be output to the back end design link for engineering design, so that the subsequent back end design link is updated and synchronized in time, the problem of time waste caused by design pause is avoided, and meanwhile, the latest design parameters are obtained by design in advance and the design strategy conforming to the latest design is determined in advance.
It should be noted that at the end of each of steps S1-S5, the data and/or commands generated in this step are temporarily stored in the designated location for reading and use in the next step.
It will be apparent to those skilled in the art that modifications and equivalents may be made in the embodiments and/or portions thereof without departing from the spirit and scope of the present invention.
Claims (6)
1. A method for designing a fast channel of an integrated circuit semi-custom back end design is characterized by comprising the following steps:
step S1: a back-end design tool acquires original data and updated data;
step S2: forming data difference information by comparing the original data and the updated data, and analyzing the data difference information to generate an execution command;
step S3: executing the execution command to synthesize design data for a fast channel design;
step S4: applying the design data to an actual engineering design to record key execution information;
step S5: and analyzing and judging whether the key execution information meets the preset design standard, if so, outputting correct result data, and otherwise, outputting wrong result data and executing the step S2.
2. The method of claim 1, wherein in step S1, the original data comprises an original SDC file and an original netlist file, and the updated data comprises an updated SDC file and an updated netlist file.
3. The method of claim 1, wherein in step S2, the execution commands include, but are not limited to, a data strip command, a data process command, a data composition command, and a data verification command.
4. The method of claim 3, wherein in step S2, the data difference information includes the content and type of data.
5. The method of claim 4, wherein in step S2, the back-end design tool analyzes the data difference information, specifically: the content and type of data is defined and validated.
6. The method of claim 3, wherein in step S3, the back-end design tool sequentially executes a data strip command, a data process command, a data composition command and a data verification command.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711326399.2A CN108052739B (en) | 2017-12-13 | 2017-12-13 | Method for designing quick channel of semi-custom back-end design of integrated circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711326399.2A CN108052739B (en) | 2017-12-13 | 2017-12-13 | Method for designing quick channel of semi-custom back-end design of integrated circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108052739A CN108052739A (en) | 2018-05-18 |
| CN108052739B true CN108052739B (en) | 2021-07-20 |
Family
ID=62132058
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711326399.2A Active CN108052739B (en) | 2017-12-13 | 2017-12-13 | Method for designing quick channel of semi-custom back-end design of integrated circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108052739B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1737807A (en) * | 2005-09-01 | 2006-02-22 | 上海交通大学 | A clock divider for front-end and back-end cooperative control of glitches and clock skew |
| US7143341B1 (en) * | 2002-06-20 | 2006-11-28 | Cadence Design Systems | Method and apparatus for concurrent engineering and design synchronization of multiple tools |
| CN102354165A (en) * | 2011-05-30 | 2012-02-15 | 浙江中控技术股份有限公司 | Method for updating data online, controller and man-machine interactive system |
| CN102508660A (en) * | 2011-10-26 | 2012-06-20 | 青岛海信宽带多媒体技术有限公司 | Generation method and device of executable file |
| CN103023824A (en) * | 2012-12-11 | 2013-04-03 | 华为技术有限公司 | Peripheral component interconnect-express (PCIe) based data transmission system and method |
| CN103425804A (en) * | 2012-05-15 | 2013-12-04 | 北京华大九天软件有限公司 | Method for graphically displaying structure of clock system |
| CN106611084A (en) * | 2016-11-29 | 2017-05-03 | 北京集创北方科技股份有限公司 | Integrated circuit designing method and apparatus |
| CN107066681A (en) * | 2016-02-11 | 2017-08-18 | 三星电子株式会社 | The computer implemented method of integrated circuit and manufacture integrated circuit |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6145117A (en) * | 1998-01-30 | 2000-11-07 | Tera Systems Incorporated | Creating optimized physical implementations from high-level descriptions of electronic design using placement based information |
-
2017
- 2017-12-13 CN CN201711326399.2A patent/CN108052739B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7143341B1 (en) * | 2002-06-20 | 2006-11-28 | Cadence Design Systems | Method and apparatus for concurrent engineering and design synchronization of multiple tools |
| CN1737807A (en) * | 2005-09-01 | 2006-02-22 | 上海交通大学 | A clock divider for front-end and back-end cooperative control of glitches and clock skew |
| CN102354165A (en) * | 2011-05-30 | 2012-02-15 | 浙江中控技术股份有限公司 | Method for updating data online, controller and man-machine interactive system |
| CN102508660A (en) * | 2011-10-26 | 2012-06-20 | 青岛海信宽带多媒体技术有限公司 | Generation method and device of executable file |
| CN103425804A (en) * | 2012-05-15 | 2013-12-04 | 北京华大九天软件有限公司 | Method for graphically displaying structure of clock system |
| CN103023824A (en) * | 2012-12-11 | 2013-04-03 | 华为技术有限公司 | Peripheral component interconnect-express (PCIe) based data transmission system and method |
| CN107066681A (en) * | 2016-02-11 | 2017-08-18 | 三星电子株式会社 | The computer implemented method of integrated circuit and manufacture integrated circuit |
| CN106611084A (en) * | 2016-11-29 | 2017-05-03 | 北京集创北方科技股份有限公司 | Integrated circuit designing method and apparatus |
Non-Patent Citations (5)
| Title |
|---|
| JC2865芯片的后端设计与实现;张玲;《中国优秀硕士学位论文全文数据库 信息科技辑》;20170215(第2期);I135-645 * |
| Semi-Custom Design Flow: Leveraging Place and Route Tools in Custom Circuit Design;Nadeem N. Eleyan,et al.;《IEEE》;20090717;第1-5页 * |
| 半定制大规模集成电路;王巧玉;《微电子学与计算机》;19851231(第4期);第46-52页 * |
| 数字音频处理器芯片XD2309的后端设计与验证;章华;《中国优秀硕士学位论文全文数据库 信息科技辑》;20131215(第S2期);I135-294 * |
| 高性能DSP内核的层次化综合方法;孙书娟 等;《第十八届计算机工程与工艺年会暨第四届微处理器技术论坛论文集》;20141231;第440-445页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108052739A (en) | 2018-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108763064B (en) | Code test generation method and device based on black box function and machine learning | |
| CN113569524B (en) | Method for extracting clock tree based on comprehensive netlist in chip design and application | |
| US7617469B2 (en) | Assertion description conversion device, method and computer program product | |
| CN110908894A (en) | Visual report tool automatic testing method and device based on vuex | |
| CN109361628A (en) | Message assemble method, device, computer equipment and storage medium | |
| CN103780624A (en) | General application layer network communication protocol application method for complicated system | |
| CN117724686A (en) | Visual generation method and device for XML-based design verification code | |
| CN111580786B (en) | Internet + -based software engineering development system | |
| CN110932929B (en) | Method, system and medium for classifying and extracting satellite telemetry packets in CCSDS system | |
| CN113051868A (en) | DRC automatic interface realization method for integrated circuit manufacturing process rule verification | |
| CN102567592A (en) | Stamping die auxiliary designing method and system utilizing same | |
| CN103913672A (en) | Satellite low-frequency interface automatic testing system | |
| CN110795352A (en) | Establishing and using method of fine-grained test case system for component-oriented star software | |
| CN108052739B (en) | Method for designing quick channel of semi-custom back-end design of integrated circuit | |
| US7949509B2 (en) | Method and tool for generating simulation case for IC device | |
| CN115542882B (en) | Controller interface configuration method and device | |
| CN108829969A (en) | A kind of new and old circuit meshwork list comparison method and system based on circuit layout verifying | |
| CN113220488A (en) | Record sheet pasting method and device based on mobile terminal | |
| EP3588304B1 (en) | System and method for equivalence class analysis-based automated requirements-based test case generation | |
| CN103593285B (en) | A kind of image class software unit testing method based on judging to identify | |
| CN116933697A (en) | Method and device for converting natural language into hardware description language | |
| CN104239475A (en) | Method and device for analyzing time series data | |
| CN111967212B (en) | Method, system and storage medium for hierarchical design chip timing sequence convergence | |
| CN103177064A (en) | Method for admitting appointed content of electronic document automatically | |
| CN114818679A (en) | Intelligent auxiliary labeling method and system for text data |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20240624 Address after: No. 281, 2nd Floor, Building 4, Zhongnan Science and Technology Innovation Industrial Park, No. 355 Yingbin East Road, High tech Zone, Yiyang City, Hunan Province, 413000 Patentee after: Yiyang High tech Zone Meets Future Network Technology Studio (sole proprietorship) Country or region after: China Address before: Room 211-2, complex building, 988 Xinxing 2nd Road, Pinghu Economic Development Zone, Jiaxing, Zhejiang 314000 Patentee before: JIAXING YIWEI ELECTRONIC TECHNOLOGY Co.,Ltd. Country or region before: China |