[go: up one dir, main page]

CN108039869A - A kind of frequency mixer based on mutual conductance coefficient correcting principle - Google Patents

A kind of frequency mixer based on mutual conductance coefficient correcting principle Download PDF

Info

Publication number
CN108039869A
CN108039869A CN201711340123.XA CN201711340123A CN108039869A CN 108039869 A CN108039869 A CN 108039869A CN 201711340123 A CN201711340123 A CN 201711340123A CN 108039869 A CN108039869 A CN 108039869A
Authority
CN
China
Prior art keywords
transistor
drain
gate
source
resistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201711340123.XA
Other languages
Chinese (zh)
Other versions
CN108039869B (en
Inventor
宋树祥
李桂琴
岑明灿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangxi Normal University
Original Assignee
Guangxi Normal University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangxi Normal University filed Critical Guangxi Normal University
Priority to CN201711340123.XA priority Critical patent/CN108039869B/en
Publication of CN108039869A publication Critical patent/CN108039869A/en
Application granted granted Critical
Publication of CN108039869B publication Critical patent/CN108039869B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/14Balanced arrangements
    • H03D7/1425Balanced arrangements with transistors
    • H03D7/1441Balanced arrangements with transistors using field-effect transistors
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/14Balanced arrangements
    • H03D7/1425Balanced arrangements with transistors
    • H03D7/1458Double balanced arrangements, i.e. where both input signals are differential
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/14Balanced arrangements
    • H03D7/1425Balanced arrangements with transistors
    • H03D7/1475Subharmonic mixer arrangements
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/14Balanced arrangements
    • H03D7/1425Balanced arrangements with transistors
    • H03D7/1491Arrangements to linearise a transconductance stage of a mixer arrangement
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

本发明涉及一种基于跨导系数修正结构的混频器,包括依次电连接的跨导级电路、开关级电路和负载级电路,跨导级电路采用跨导系数修正结构和源简并电感结构;跨导级电路用于接入射频电压信号,并将射频电压信号转化为射频电流信号;开关级电路用于接入本振信号和射频电流信号,并根据本振信号控制开关级电路设置的多个开关管轮流导通,且利用多个开关管轮流导通对射频电流信号进行切换调制,生成中频电流信号;负载级电路用于将中频电流信号转换成电压信号进行输出。在本发明中跨导级电路采用跨导系数修正结构,在低功耗的基础上提高了混频器的线性度;同时采用源简并电感结构,进一步提高了电路的转换增益和线性度。

The invention relates to a mixer based on a transconductance coefficient correction structure, comprising a transconductance stage circuit, a switch stage circuit and a load stage circuit electrically connected in sequence, and the transconductance stage circuit adopts a transconductance coefficient correction structure and a source degenerate inductance structure The transconductance level circuit is used to access the radio frequency voltage signal, and converts the radio frequency voltage signal into a radio frequency current signal; the switch level circuit is used to access the local oscillator signal and the radio frequency current signal, and controls the switch level circuit according to the local oscillator signal. A plurality of switch tubes are turned on in turn, and the radio frequency current signal is switched and modulated by using the plurality of switch tubes in turn to generate an intermediate frequency current signal; the load stage circuit is used to convert the intermediate frequency current signal into a voltage signal for output. In the present invention, the transconductance stage circuit adopts the transconductance coefficient correction structure, which improves the linearity of the mixer on the basis of low power consumption; meanwhile, adopts the source degenerate inductance structure, further improves the conversion gain and linearity of the circuit.

Description

一种基于跨导系数修正结构的混频器A Mixer Based on Modified Structure of Transconductance Coefficient

技术领域technical field

本发明涉及一种混频器,具体涉及一种基于跨导系数修正结构的混频器。The invention relates to a mixer, in particular to a mixer based on a transconductance coefficient correction structure.

背景技术Background technique

近几年以来,在当今信息技术高速发展的社会,无线应用在手机、个人电脑等领域正在大量增长,使得人们对通信设备需求不断增加,并且对其性能要求越来越高,无线通信的快速增长导致了低功耗射频集成电路的设计。射频接收机是无线通信的重要模块,它的性能指标影响着整个无线通信系统。其中混频器的设计在射频收发系统中扮演着重要的角色,同时也是射频前端信号最强的部分,所以混频器的性能指标影响着整个射频前端的性能指标,因此提高混频器的性能具有重要的意义。射频接收器上存在的微弱信号首先由低噪声放大器放大,然后传送到混频器。因此,在混频器的设计中,需要对转换增益、噪声、线性度、功耗、隔离度等性能指标进行综合考虑,对混频器的性能参数进行折中。In recent years, in today's society with rapid development of information technology, wireless applications in mobile phones, personal computers, etc. Growth has led to the design of low power radio frequency integrated circuits. The radio frequency receiver is an important module of wireless communication, and its performance index affects the whole wireless communication system. Among them, the design of the mixer plays an important role in the RF transceiver system, and it is also the strongest part of the RF front-end signal, so the performance index of the mixer affects the performance index of the entire RF front-end, so the performance of the mixer is improved is of great significance. Weak signals present at the RF receiver are first amplified by the LNA and then passed to the mixer. Therefore, in the design of the mixer, it is necessary to comprehensively consider performance indicators such as conversion gain, noise, linearity, power consumption, and isolation, and to compromise the performance parameters of the mixer.

发明内容Contents of the invention

本发明所要解决的技术问题是提供一种基于跨导系数修正结构的混频器,在低功耗的基础上提高混频器的性能。The technical problem to be solved by the present invention is to provide a mixer based on a transconductance coefficient correction structure, which improves the performance of the mixer on the basis of low power consumption.

本发明解决上述技术问题的技术方案如下:一种基于跨导系数修正结构的混频器,包括依次电连接的跨导级电路、开关级电路和负载级电路,其中,所述跨导级电路采用跨导系数修正结构和源简并电感结构;The technical solution of the present invention to solve the above-mentioned technical problems is as follows: a mixer based on a transconductance coefficient correction structure, including a transconductance stage circuit, a switch stage circuit and a load stage circuit electrically connected in sequence, wherein the transconductance stage circuit Adopt transconductance coefficient correction structure and source degenerate inductance structure;

所述跨导级电路,其用于接入射频电压信号,并将射频电压信号转化为射频电流信号,且对射频电流信号进行反复使用;The transconductance level circuit is used to access the radio frequency voltage signal, convert the radio frequency voltage signal into a radio frequency current signal, and repeatedly use the radio frequency current signal;

所述开关级电路,其用于接入本振信号和射频电流信号,并根据本振信号控制所述开关级电路设置的多个开关管轮流导通,且利用多个开关管轮流导通对射频电流信号进行切换调制,生成中频电流信号传输至负载级电路;The switch level circuit is used to access the local oscillator signal and the radio frequency current signal, and according to the local oscillator signal, the multiple switch tubes set in the switch level circuit are controlled to be turned on in turn, and the multiple switch tubes are used to turn on the pair of switches in turn. The radio frequency current signal is switched and modulated to generate an intermediate frequency current signal and transmit it to the load stage circuit;

所述负载级电路,其用于将中频电流信号转换成电压信号进行输出;The load stage circuit is used to convert the intermediate frequency current signal into a voltage signal for output;

所述跨导级电路包括晶体管M1~M7、电感L1、电容C1、电容C2、电阻R1、电阻R2、电阻Rb1和电阻Rb2;所述晶体管M1的栅极与射频电压信号的正极端RF+连接,所述晶体管M1的漏极与所述电感L1的一端连接,所述晶体管M1的源级接地,所述电感L1的另一端与所述晶体管M2的漏极连接;所述晶体管M3的栅极与所述晶体管M4的栅极连接,所述晶体管M3的漏极与所述晶体管M1的漏极连接,所述晶体管M3的漏极还与所述开关级电路连接,所述晶体管M3的源级接地;所述晶体管M2的栅极与射频电压信号的负极端RF-连接,所述晶体管M2的源级接地;所述晶体管M4的漏极与所述晶体管M2的漏极连接,所述晶体管M4的漏极还与所述开关级电路连接,所述晶体管M4的源级接地;所述电阻Rb2的一端连接直流偏置电压v2,所述电阻Rb2的另一端与所述晶体管M3的栅极连接;所述晶体管M5的栅极与射频电压信号的正极端RF+连接,所述晶体管M5的漏极与所述电容C1的一端连接,所述晶体管M5的源级接地,所述电容C1的另一端与所述晶体管M7的栅极连接;所述晶体管M6的栅极与射频电压信号的负极端RF-连接,所述晶体管M6的源级接地,所述晶体管M6的漏极与所述晶体管M5的漏极连接;所述电阻Rb1的一端与所述晶体管M7的栅极连接,所述电阻Rb1的另一端连接直流偏置电压V1;所述晶体管M7的源级接地,所述晶体管M7的漏极与所述电阻R2的一端连接,所述R2的另一端连接电压VDD;所述电阻R1的一端与所述晶体管M5的漏极连接,所述电阻R1的另一端连接电压VDD;所述电容C2的一端与所述晶体管M7的漏极连接,所述电容C2的另一端与所述晶体管M4的栅极连接。The transconductance stage circuit includes transistors M1-M7, inductor L1, capacitor C1, capacitor C2, resistor R1, resistor R2, resistor Rb1 and resistor Rb2; the gate of the transistor M1 is connected to the positive terminal RF+ of the radio frequency voltage signal, The drain of the transistor M1 is connected to one end of the inductor L1, the source of the transistor M1 is grounded, and the other end of the inductor L1 is connected to the drain of the transistor M2; the gate of the transistor M3 is connected to the The gate of the transistor M4 is connected, the drain of the transistor M3 is connected to the drain of the transistor M1, the drain of the transistor M3 is also connected to the switching circuit, and the source of the transistor M3 is grounded The gate of the transistor M2 is connected to the negative terminal RF- of the radio frequency voltage signal, and the source of the transistor M2 is grounded; the drain of the transistor M4 is connected to the drain of the transistor M2, and the drain of the transistor M4 is connected to the ground. The drain is also connected to the switching stage circuit, the source of the transistor M4 is grounded; one end of the resistor Rb2 is connected to the DC bias voltage v2, and the other end of the resistor Rb2 is connected to the gate of the transistor M3; The gate of the transistor M5 is connected to the positive terminal RF+ of the radio frequency voltage signal, the drain of the transistor M5 is connected to one end of the capacitor C1, the source of the transistor M5 is grounded, and the other end of the capacitor C1 is connected to The gate of the transistor M7 is connected; the gate of the transistor M6 is connected to the negative terminal RF- of the radio frequency voltage signal, the source of the transistor M6 is grounded, and the drain of the transistor M6 is connected to the drain of the transistor M5 One end of the resistor Rb1 is connected to the gate of the transistor M7, and the other end of the resistor Rb1 is connected to the DC bias voltage V1; the source of the transistor M7 is grounded, and the drain of the transistor M7 is connected to the gate of the transistor M7. One end of the resistor R2 is connected, and the other end of the R2 is connected to the voltage VDD; one end of the resistor R1 is connected to the drain of the transistor M5, and the other end of the resistor R1 is connected to the voltage VDD; the capacitor C2 One end is connected to the drain of the transistor M7, and the other end of the capacitor C2 is connected to the gate of the transistor M4.

本发明的有益效果是:在本发明一种基于跨导系数修正结构的混频器中,跨导级电路采用跨导系数修正结构,在低功耗的基础上提高了混频器的线性度;同时采用源简并电感结构,进一步提高了电路的转换增益和线性度。The beneficial effects of the present invention are: in a mixer based on the transconductance coefficient correction structure of the present invention, the transconductance stage circuit adopts the transconductance coefficient correction structure, which improves the linearity of the mixer on the basis of low power consumption ; At the same time, the source degenerate inductance structure is adopted to further improve the conversion gain and linearity of the circuit.

在上述技术方案的基础上,本发明还可以做如下改进。On the basis of the above technical solutions, the present invention can also be improved as follows.

进一步,所述开关级电路包括晶体管M8~M11,所述晶体管M8的栅极与本振信号的正极端LO+连接,所述晶体管M8的源级与所述晶体管M1的漏极连接,所述晶体管M8的漏极与所述负载级电路连接;所述晶体管M9的栅极与本振信号的负极端LO-连接,所述晶体管M9的源级与所述晶体管M8的源极连接,所述晶体管M9的漏极与所述晶体管M11的漏极连接;所述晶体管M10的栅极与本振信号的负极端LO-连接,所述晶体管M10的源级与所述晶体管M2的漏极连接,所述晶体管M10的漏极与所述晶体管M8的漏极连接;所述晶体管M11的栅极与本振信号的负极端LO+连接,所述晶体管M11的源级与所述晶体管M2的漏极连接,所述晶体管M11的漏极与所述负载级电路连接。Further, the switching stage circuit includes transistors M8-M11, the gate of the transistor M8 is connected to the positive terminal LO+ of the local oscillator signal, the source of the transistor M8 is connected to the drain of the transistor M1, and the transistor M8 The drain of M8 is connected to the load stage circuit; the gate of the transistor M9 is connected to the negative terminal LO- of the local oscillator signal, and the source of the transistor M9 is connected to the source of the transistor M8. The drain of M9 is connected to the drain of the transistor M11; the gate of the transistor M10 is connected to the negative terminal LO- of the local oscillator signal, and the source of the transistor M10 is connected to the drain of the transistor M2, so The drain of the transistor M10 is connected to the drain of the transistor M8; the gate of the transistor M11 is connected to the negative terminal LO+ of the local oscillator signal, and the source of the transistor M11 is connected to the drain of the transistor M2, The drain of the transistor M11 is connected to the load stage circuit.

采用上述进一步方案的有益效果是:接入本振信号,采用晶体管在本振大信号的控制下轮流导通,对电流进行切换调制,来实现频率的转换。The beneficial effect of adopting the above further solution is: the local oscillator signal is connected, and the transistors are turned on in turn under the control of the local oscillator large signal, and the current is switched and modulated to realize frequency conversion.

进一步,所述负载级电路包括电阻R3、电阻R4、电容C3和电容C4;所述电阻R3的一端与所述晶体管M8的漏极连接,所述电阻R3的另一端与电源电压VDD连接;所述电容C3的一端与所述晶体管M8的漏极连接,所述电容C3的另一端与电源电压VDD连接;所述电阻R4的一端与所述晶体管M11的漏极连接,所述电阻R4的另一端与电源电压VDD连接;所述电容C4的一端与所述晶体管M11的漏极连接,所述电容C4的另一端与电源电压VDD连接。Further, the load stage circuit includes a resistor R3, a resistor R4, a capacitor C3 and a capacitor C4; one end of the resistor R3 is connected to the drain of the transistor M8, and the other end of the resistor R3 is connected to the power supply voltage VDD; One end of the capacitor C3 is connected to the drain of the transistor M8, the other end of the capacitor C3 is connected to the power supply voltage VDD; one end of the resistor R4 is connected to the drain of the transistor M11, and the other end of the resistor R4 One end is connected to the power supply voltage VDD; one end of the capacitor C4 is connected to the drain of the transistor M11, and the other end of the capacitor C4 is connected to the power supply voltage VDD.

采用上述进一步方案的有益效果是:RC低通滤波器负载可以提供一定的电压增益,还能滤除差模干扰信号,以及本振泄露到中频输出端的信号。The beneficial effect of adopting the above further solution is that the load of the RC low-pass filter can provide a certain voltage gain, and can also filter out differential mode interference signals and signals leaked from the local oscillator to the intermediate frequency output terminal.

进一步,还包括电流注入电路,所述电流注入电路包括晶体管M12和晶体管M13,所述晶体管M12的栅极连接与直流偏置电压V0连接,所述晶体管M12的源极与电源电压VDD连接,所述晶体管M12的漏极与所述晶体管M9的源极连接;所述晶体管M13的栅极与所述晶体管M12的栅极连接,所述晶体管M13的漏极与所述晶体管M10的源极连接,所述晶体管M13的源级与电源电压VDD连接。Further, it also includes a current injection circuit, the current injection circuit includes a transistor M12 and a transistor M13, the gate of the transistor M12 is connected to the DC bias voltage V0, and the source of the transistor M12 is connected to the power supply voltage VDD, so The drain of the transistor M12 is connected to the source of the transistor M9; the gate of the transistor M13 is connected to the gate of the transistor M12, and the drain of the transistor M13 is connected to the source of the transistor M10, The source of the transistor M13 is connected to the power supply voltage VDD.

采用上述进一步方案的有益效果是:通过增加电流注入电路既可以使得跨导级电流增大,还能减小流过开关级的电流,以使负载电阻的直流压降减小,从而增加输出摆幅来提高混频器的线性度,进一步,还可以减小开关级直接机制引起的闪烁噪声和热噪声。The beneficial effect of adopting the above further solution is: by adding the current injection circuit, the current of the transconductance stage can be increased, and the current flowing through the switch stage can be reduced, so that the DC voltage drop of the load resistance is reduced, thereby increasing the output swing Amplitude to improve the linearity of the mixer, further, can also reduce the flicker noise and thermal noise caused by the direct mechanism of the switching stage.

进一步,所述晶体管M1~M11均为NMOS管,所述晶体管M12和晶体管M13均为PMOS管。Further, the transistors M1 to M11 are all NMOS transistors, and the transistor M12 and the transistor M13 are both PMOS transistors.

附图说明Description of drawings

图1为本发明一种基于跨导系数修正结构的混频器的电路原理图;Fig. 1 is a kind of circuit schematic diagram of the mixer based on the transconductance correction structure of the present invention;

图2为本发明一种基于跨导系数修正结构的混频器中转换增益随本振功率变化的仿真图;Fig. 2 is the emulation diagram of conversion gain changing with local oscillator power in a kind of mixer based on transconductance coefficient correction structure of the present invention;

图3为本发明一种基于跨导系数修正结构的混频器中转换增益随输出频率变化的仿真图;Fig. 3 is the emulation diagram of conversion gain changing with output frequency in a kind of mixer based on transconductance coefficient correction structure of the present invention;

图4为本发明一种基于跨导系数修正结构的混频器的噪声系数仿真结果图;Fig. 4 is the noise figure simulation result figure of a kind of mixer based on the transconductance coefficient correction structure of the present invention;

图5为本发明一种基于跨导系数修正结构的混频器的线性度仿真结果图;Fig. 5 is a linearity simulation result diagram of a mixer based on a transconductance correction structure of the present invention;

图6为本发明一种基于跨导系数修正结构的混频器的功耗截图。FIG. 6 is a screenshot of power consumption of a mixer based on a transconductance correction structure according to the present invention.

具体实施方式Detailed ways

以下结合附图对本发明的原理和特征进行描述,所举实例只用于解释本发明,并非用于限定本发明的范围。The principles and features of the present invention are described below in conjunction with the accompanying drawings, and the examples given are only used to explain the present invention, and are not intended to limit the scope of the present invention.

如图1所示,一种基于跨导系数修正结构的混频器,包括依次电连接的跨导级电路、开关级电路和负载级电路,其中,所述跨导级电路采用跨导系数修正结构和源简并电感结构;As shown in Figure 1, a mixer based on a transconductance coefficient correction structure includes a transconductance stage circuit, a switch stage circuit and a load stage circuit electrically connected in sequence, wherein the transconductance stage circuit uses a transconductance coefficient correction Structure and source degenerate inductance structure;

所述跨导级电路,其用于接入射频电压信号,并将射频电压信号转化为射频电流信号,且对射频电流信号进行反复使用;The transconductance level circuit is used to access the radio frequency voltage signal, convert the radio frequency voltage signal into a radio frequency current signal, and repeatedly use the radio frequency current signal;

所述开关级电路,其用于接入本振信号和射频电流信号,并根据本振信号控制所述开关级电路设置的多个开关管轮流导通,且利用多个开关管轮流导通对射频电流信号进行切换调制,生成中频电流信号传输至负载级电路;The switch level circuit is used to access the local oscillator signal and the radio frequency current signal, and according to the local oscillator signal, the multiple switch tubes set in the switch level circuit are controlled to be turned on in turn, and the multiple switch tubes are used to turn on the pair of switches in turn. The radio frequency current signal is switched and modulated to generate an intermediate frequency current signal and transmit it to the load stage circuit;

所述负载级电路,其用于将中频电流信号转换成电压信号进行输出。The load stage circuit is used to convert the intermediate frequency current signal into a voltage signal for output.

具体的:所述跨导级电路包括晶体管M1、晶体管M2、晶体管M3、晶体管M4、晶体管M5、晶体管M6、晶体管M7、电感L1、电容C1、电容C2、电阻R1、电阻R2、电阻Rb1和电阻Rb2;所述晶体管M1的栅极与射频电压信号的正极端RF+连接,所述晶体管M1的漏极与所述电感L1的一端连接,所述晶体管M1的源级接地,所述电感L1的另一端与所述晶体管M2的漏极连接;所述晶体管M3的栅极与所述晶体管M4的栅极连接,所述晶体管M3的漏极与所述晶体管M1的漏极连接,所述晶体管M3的漏极还与所述开关级电路连接,所述晶体管M3的源级接地;所述晶体管M2的栅极与射频电压信号的负极端RF-连接,所述晶体管M2的源级接地;所述晶体管M4的漏极与所述晶体管M2的漏极连接,所述晶体管M4的漏极还与所述开关级电路连接,所述晶体管M4的源级接地;所述电阻Rb2的一端连接直流偏置电压v2,所述电阻Rb2的另一端与所述晶体管M3的栅极连接;所述晶体管M5的栅极与射频电压信号的正极端RF+连接,所述晶体管M5的漏极与所述电容C1的一端连接,所述晶体管M5的源级接地,所述电容C1的另一端与所述晶体管M7的栅极连接;所述晶体管M6的栅极与射频电压信号的负极端RF-连接,所述晶体管M6的源级接地,所述晶体管M6的漏极与所述晶体管M5的漏极连接;所述电阻Rb1的一端与所述晶体管M7的栅极连接,所述电阻Rb1的另一端连接直流偏置电压V1;所述晶体管M7的源级接地,所述晶体管M7的漏极与所述电阻R2的一端连接,所述R2的另一端连接电压VDD;所述电阻R1的一端与所述晶体管M5的漏极连接,所述电阻R1的另一端连接电压VDD;所述电容C2的一端与所述晶体管M7的漏极连接,所述电容C2的另一端与所述晶体管M4的栅极连接。Specifically: the transconductance stage circuit includes a transistor M1, a transistor M2, a transistor M3, a transistor M4, a transistor M5, a transistor M6, a transistor M7, an inductor L1, a capacitor C1, a capacitor C2, a resistor R1, a resistor R2, a resistor Rb1 and a resistor Rb2; the gate of the transistor M1 is connected to the positive terminal RF+ of the radio frequency voltage signal, the drain of the transistor M1 is connected to one end of the inductance L1, the source of the transistor M1 is grounded, and the other end of the inductance L1 One end is connected to the drain of the transistor M2; the gate of the transistor M3 is connected to the gate of the transistor M4, the drain of the transistor M3 is connected to the drain of the transistor M1, and the drain of the transistor M3 is connected to the drain of the transistor M3. The drain is also connected to the switching stage circuit, the source of the transistor M3 is grounded; the gate of the transistor M2 is connected to the negative terminal RF- of the radio frequency voltage signal, and the source of the transistor M2 is grounded; the transistor M2 The drain of M4 is connected to the drain of the transistor M2, the drain of the transistor M4 is also connected to the switching stage circuit, the source of the transistor M4 is grounded; one end of the resistor Rb2 is connected to a DC bias voltage v2, the other end of the resistor Rb2 is connected to the gate of the transistor M3; the gate of the transistor M5 is connected to the positive terminal RF+ of the radio frequency voltage signal, and the drain of the transistor M5 is connected to one end of the capacitor C1 connected, the source of the transistor M5 is grounded, the other end of the capacitor C1 is connected to the gate of the transistor M7; the gate of the transistor M6 is connected to the negative terminal RF- of the radio frequency voltage signal, and the transistor M6 The source level of the transistor M6 is connected to the drain of the transistor M5; one end of the resistor Rb1 is connected to the gate of the transistor M7, and the other end of the resistor Rb1 is connected to a DC bias voltage V1; the source of the transistor M7 is grounded, the drain of the transistor M7 is connected to one end of the resistor R2, and the other end of the R2 is connected to the voltage VDD; one end of the resistor R1 is connected to the drain of the transistor M5 The other end of the resistor R1 is connected to the voltage VDD; one end of the capacitor C2 is connected to the drain of the transistor M7, and the other end of the capacitor C2 is connected to the gate of the transistor M4.

跨导级可以采用伪差分、全差分和源极退化等方案实现。伪差分非常适合于实现转导阶段,可以改善三阶输入截止点(IIP3),但由于它产生共模二阶失真,降低了二阶输入截止点(IIP2)。此外,全差动式输入晶体管的源极端的尾部电流源产生高阻抗,这使得抑制了二阶非线性电流,并且负载和开关晶体管中存在不匹配,导致信号路径中的偶数阶互调,增加了三阶交调电流IM3。为了改善三阶输入截点(IIP3),消除三阶失真,将消除机制设置在混频器的跨导级,使用跨导系数修正技术结构。通过增加额外的电路到跨导级,产生非线性项,通过改变其幅度和相位,提高混频器的线性度。如图1中,晶体管M5和晶体管M6是非线性晶体管,它们将输入电压信号转换成非线性电流。由于晶体管M5和M6的漏极相连,所以电流的差分项被去除,电流通过电阻R1和R2输出,被晶体管M3放大输出电流。晶体管M1的小信号模型以泰勒级数展开表示的漏极电流为:Transconductance stages can be implemented using pseudo-differential, fully differential, and source-degenerated schemes. Pseudo-differential is ideal for implementing the transduction stage, which improves the third-order input intercept point (IIP3), but degrades the second-order input intercept point (IIP2) because it creates common-mode second-order distortion. Additionally, the tail current sources at the source terminals of the fully differential input transistors create high impedance, which suppresses second-order nonlinear currents, and there is a mismatch in the load and switching transistors, causing even-order intermodulation in the signal path, increasing The third-order intermodulation current IM3 is obtained. In order to improve the third-order input intercept point (IIP3) and eliminate the third-order distortion, the elimination mechanism is set in the transconductance stage of the mixer, and the transconductance coefficient correction technology structure is used. By adding extra circuitry to the transconductance stage, a non-linear term is created, which improves the linearity of the mixer by changing its magnitude and phase. As shown in Fig. 1, the transistor M5 and the transistor M6 are nonlinear transistors, which convert the input voltage signal into a nonlinear current. Since the drains of the transistors M5 and M6 are connected, the differential term of the current is removed, the current is output through the resistors R1 and R2, and the output current is amplified by the transistor M3. The small-signal model of transistor M1 expresses the drain current in Taylor series expansion as:

id1=gm1vgs+g'm1v2 gs+g”m1v3 gs+... (1)i d1 =g m1 v gs +g' m1 v 2 gs +g” m1 v 3 gs +... (1)

其中,Vgs=Vg–VS,Vg是栅极电压,VS是源级电压,gm1、g'm1Among them, Vgs=Vg–VS, Vg is the gate voltage, VS is the source voltage, g m1 , g' m1 ,

g"m1分别表示晶体管M1的第一阶、第二阶和第三阶跨导系数。g" m1 respectively represent the first-order, second-order and third-order transconductance coefficients of transistor M1.

从上式中可以发现,改变MOS管漏极电流,则可以改变跨导系数。It can be found from the above formula that changing the drain current of the MOS transistor can change the transconductance coefficient.

晶体管M3的栅极电压VG可以表示为:The gate voltage VG of transistor M3 can be expressed as:

其中,D2是VG的第二阶跨导系数。where D2 is the second-order transconductance coefficient of VG .

通过在M5和M6的漏极写入KCL,使用晶体管的关系式和环路方程的频域表示,VG的二阶跨导系数表示为:By writing KCL at the drains of M5 and M6, using the transistor relation and the frequency domain representation of the loop equation, the second-order transconductance of VG is expressed as:

其中,通过改变C1、R1和R2的值,可以改变D2的相位和幅度。Among them, by changing the values of C 1 , R 1 and R 2 , the phase and amplitude of D 2 can be changed.

晶体管M1的漏极电流(I1+)可以被定义为:The drain current (I1+) of transistor M1 can be defined as:

I1+=H1(w)VRF++H2(w1,w2)V2 RF++H3(w1,w2,w3)V3 RF++... (7)I 1 +=H 1 (w)V RF+ +H 2 (w1,w2)V 2 RF+ +H 3 (w1,w2,w3)V 3 RF+ +... (7)

其中H1、H2和H3分别是I1+的第一阶、第二阶和第三阶跨导系数,也被命名为第一阶、第二阶和第三阶跨导核。where H1, H2, and H3 are the first-order, second-order, and third-order transconductance coefficients of I 1 +, respectively, and are also named the first-order, second-order, and third-order transconductance cores.

上式中,H1、H2和H3可以表示为:In the above formula, H1, H2 and H3 can be expressed as:

H1(w)=gm1 (8)H 1 (w)=g m1 (8)

上式表明,跨导级H1(w)的一阶跨导等于晶体管特性gm1的主跨导,消除H3(w1,w2,w3)时可以提高线性度。The above formula shows that the first-order transconductance of the transconductance stage H 1 (w) is equal to the main transconductance of the transistor characteristic g m1 , and the linearity can be improved when H 3 (w1,w2,w3) is eliminated.

三阶交调点的公式为:The formula for the third-order intersection point is:

根据上式推导可以发现,通过调节C1、R1和R2改变D2的相位和幅度,则晶体管M3的栅极电压发生改变,此时漏极电流随之改变,则可以修正跨导系数。根据公式(11),当跨导系数变化时,则可以用来改善输入三阶交调点IIP3,即通过引入了一个与跨导级的三阶互调电流相同但相位相反的交互项来改善CMOS有源混频器的IIP3值,改变其幅度和相位值取决于所添加的电路中电阻器的调谐。由于在所提出的混频器的RF端口处的晶体管数量的增加,混频器的噪声略有增加。在射频接收机中,前一级混频器的转换增益越高,对后一级电路的噪声性能要求可以降低。混频器的增益表达式为:According to the above derivation, it can be found that by adjusting C1, R1 and R2 to change the phase and amplitude of D2, the gate voltage of transistor M3 will change, and the drain current will change accordingly, and the transconductance coefficient can be corrected. According to formula (11), when the transconductance coefficient changes, it can be used to improve the input third-order intermodulation point IIP3, that is, by introducing an interaction term that is the same as the third-order intermodulation current of the transconductance stage but has an opposite phase to improve The IIP3 value of a CMOS active mixer changes its magnitude and phase value depending on the tuning of the added resistors in the circuit. Due to the increased number of transistors at the RF port of the proposed mixer, the noise of the mixer is slightly increased. In a radio frequency receiver, the higher the conversion gain of the previous stage mixer, the lower the noise performance requirement of the latter stage circuit. The gain expression for the mixer is:

跨导级还采用了源简并电感结构,输出射频电流,具有较好的输入匹配特性,提高了电路的转换增益和线性度。通过晶体管M1、晶体管M2的漏极连接电感,可以降低开关电路源级寄生电容带来的间接机制闪烁噪声,还抑制了射频信号经过寄生电容耦合到地通路,提高混频器的转换增益。电容C2提供了较好的输入匹配特性,还提高了电路的线性度。The transconductance stage also adopts a source degenerate inductance structure, outputs radio frequency current, has better input matching characteristics, and improves the conversion gain and linearity of the circuit. The drain connection inductance of transistor M1 and transistor M2 can reduce the flicker noise of the indirect mechanism caused by the parasitic capacitance of the source stage of the switching circuit, and also suppress the coupling of the radio frequency signal to the ground path through the parasitic capacitance, and improve the conversion gain of the mixer. Capacitor C2 provides better input matching characteristics and also improves the linearity of the circuit.

具体的:所述开关级电路包括晶体管M8、晶体管M9、晶体管M10和晶体管M11,所述晶体管M8的栅极与本振信号的正极端LO+连接,所述晶体管M8的源级与所述晶体管M1的漏极连接,所述晶体管M8的漏极与所述负载级电路连接;所述晶体管M9的栅极与本振信号的负极端LO-连接,所述晶体管M9的源级与所述晶体管M8的源极连接,所述晶体管M9的漏极与所述晶体管M11的漏极连接;所述晶体管M10的栅极与本振信号的负极端LO-连接,所述晶体管M10的源级与所述晶体管M2的漏极连接,所述晶体管M10的漏极与所述晶体管M8的漏极连接;所述晶体管M11的栅极与本振信号的负极端LO+连接,所述晶体管M11的源级与所述晶体管M2的漏极连接,所述晶体管M11的漏极与所述负载级电路连接。Specifically: the switching stage circuit includes a transistor M8, a transistor M9, a transistor M10 and a transistor M11, the gate of the transistor M8 is connected to the positive terminal LO+ of the local oscillator signal, and the source of the transistor M8 is connected to the transistor M1 The drain of the transistor M8 is connected to the load stage circuit; the gate of the transistor M9 is connected to the negative terminal LO- of the local oscillator signal, and the source of the transistor M9 is connected to the transistor M8 The source of the transistor M9 is connected to the drain of the transistor M11; the gate of the transistor M10 is connected to the negative terminal LO- of the local oscillator signal, and the source of the transistor M10 is connected to the The drain of the transistor M2 is connected, the drain of the transistor M10 is connected to the drain of the transistor M8; the gate of the transistor M11 is connected to the negative terminal LO+ of the local oscillator signal, and the source of the transistor M11 is connected to the The drain of the transistor M2 is connected, and the drain of the transistor M11 is connected to the load stage circuit.

所述开关级接入本振信号,采用晶体管在本振大信号的控制下轮流导通,当LO+导通时,晶体管M8和晶体管M11导通,晶体管M9和晶体管M11截止;当LO-导通时,晶体管M9和晶体管M10导通,晶体管M8和晶体管M11截止,以此来对电流进行切换调制,实现频率的转换。The switch stage is connected to the local oscillator signal, and the transistors are turned on in turn under the control of the large local oscillator signal. When LO+ is turned on, the transistor M8 and the transistor M11 are turned on, and the transistor M9 and the transistor M11 are turned off; when the LO- is turned on At this time, the transistor M9 and the transistor M10 are turned on, and the transistor M8 and the transistor M11 are turned off, so as to switch and modulate the current to realize frequency conversion.

具体的:所述负载级电路包括电阻R3、电阻R4、电容C3和电容C4;所述电阻R3的一端与所述晶体管M8的漏极连接,所述电阻R3的另一端与电源电压VDD连接;所述电容C3的一端与所述晶体管M8的漏极连接,所述电容C3的另一端与电源电压VDD连接;所述电阻R4的一端与所述晶体管M11的漏极连接,所述电阻R4的另一端与电源电压VDD连接;所述电容C4的一端与所述晶体管M11的漏极连接,所述电容C4的另一端与电源电压VDD连接。Specifically: the load stage circuit includes a resistor R3, a resistor R4, a capacitor C3, and a capacitor C4; one end of the resistor R3 is connected to the drain of the transistor M8, and the other end of the resistor R3 is connected to the power supply voltage VDD; One end of the capacitor C3 is connected to the drain of the transistor M8, and the other end of the capacitor C3 is connected to the power supply voltage VDD; one end of the resistor R4 is connected to the drain of the transistor M11, and the other end of the resistor R4 is connected to the drain of the transistor M11. The other end is connected to the power supply voltage VDD; one end of the capacitor C4 is connected to the drain of the transistor M11, and the other end of the capacitor C4 is connected to the power supply voltage VDD.

当输入差模信号时,负载支路两边设置电容,以用来提供转换增益所需的负载,RC低通滤波器负载可以提供一定的电压增益,还起到滤波的作用。When the differential mode signal is input, capacitors are set on both sides of the load branch to provide the load required for the conversion gain, and the RC low-pass filter load can provide a certain voltage gain and also play a role in filtering.

具体的:本发明还包括电流注入电路,所述电流注入电路包括晶体管M12和晶体管M13,所述晶体管M12的栅极连接与直流偏置电压V0连接,所述晶体管M12的源极与电源电压VDD连接,所述晶体管M12的漏极与所述晶体管M9的源极连接;所述晶体管M13的栅极与所述晶体管M12的栅极连接,所述晶体管M13的漏极与所述晶体管M10的源极连接,所述晶体管M13的源级与电源电压VDD连接。Specifically: the present invention also includes a current injection circuit, the current injection circuit includes a transistor M12 and a transistor M13, the gate of the transistor M12 is connected to the DC bias voltage V0, the source of the transistor M12 is connected to the power supply voltage VDD connected, the drain of the transistor M12 is connected to the source of the transistor M9; the gate of the transistor M13 is connected to the gate of the transistor M12, and the drain of the transistor M13 is connected to the source of the transistor M10 The source of the transistor M13 is connected to the power supply voltage VDD.

电流注入电路采用了电流注入技术,使用晶体管M12和晶体管M13作为分流源,其栅极偏置电压受v0电压控制,可以调节注入电流占跨导级电流比例,达到一个比较好的性能参数。电流注入减小了流过开关管的电流,从而减小开关级直接机制引起的噪声,使噪声性能有所改善。我们通过设置合理的电感L1值,使其与寄生电容发生谐振;当谐振频率谐振在ωRF时,混频器的转换增益得到了改善;当谐振频率点选择在2ωRF时,寄生电容阻抗减小到原来的1/3,使寄生电容引起的二次谐波非线性减小到最小;从以上的分析可以看出,当谐振点在不同的频率时,线性度或增益性能在特定的频率能达到很好的优化;本实例中,通过选择合适的电感L1,使得与共源节点处的总寄生电容谐振频率介于射频基波和射频二次谐波之间,本方案的转换增益、噪声、线性度性能参数都能得到提高。The current injection circuit adopts the current injection technology, using the transistor M12 and the transistor M13 as the shunt source, and its gate bias voltage is controlled by the v0 voltage, which can adjust the ratio of the injection current to the transconductance stage current to achieve a better performance parameter. The current injection reduces the current flowing through the switching tube, thereby reducing the noise caused by the direct mechanism of the switching stage, and improving the noise performance. We set a reasonable value of inductance L1 to make it resonate with the parasitic capacitance; when the resonant frequency resonates at ω RF , the conversion gain of the mixer is improved; when the resonant frequency point is selected at 2ω RF , the impedance of the parasitic capacitance decreases As small as 1/3 of the original, the second harmonic nonlinearity caused by parasitic capacitance is minimized; from the above analysis, it can be seen that when the resonance point is at different frequencies, the linearity or gain performance is at a specific frequency A good optimization can be achieved; in this example, by selecting the appropriate inductance L1, the resonant frequency of the total parasitic capacitance at the common source node is between the RF fundamental wave and the RF second harmonic, and the conversion gain and noise of this scheme , linearity performance parameters can be improved.

如图2所示为本发明的混频器的转换增益随本振功率变化的仿真图,从图2中可以看出,该混频器的转换增益可以达到28.4dB以上。FIG. 2 is a simulation diagram of the conversion gain of the mixer according to the present invention varying with the local oscillator power. It can be seen from FIG. 2 that the conversion gain of the mixer can reach more than 28.4 dB.

如图3所示为本发明的混频器的转换增益随输出频率变化的仿真图,从图3中可以看出,该混频器的转换增益为28.4dB。As shown in FIG. 3 , the simulation diagram of the conversion gain of the mixer according to the present invention varies with the output frequency. It can be seen from FIG. 3 that the conversion gain of the mixer is 28.4 dB.

如图4所示为本发明的混频器的噪声系数的仿真图,从图4中可以看出,该混频器的噪声系数为8dB。FIG. 4 is a simulation diagram of the noise figure of the mixer of the present invention. It can be seen from FIG. 4 that the noise figure of the mixer is 8dB.

如图5所示为本发明的混频器的线性度的仿真图,从图5中可以看出,该混频器的线性度为10.34dBm。FIG. 5 is a simulation diagram of the linearity of the mixer of the present invention. It can be seen from FIG. 5 that the linearity of the mixer is 10.34dBm.

如图6所示为本发明的混频器的功耗图,从图6中可以看出,该混频器的功耗为6.86mW。FIG. 6 is a power consumption diagram of the mixer of the present invention. It can be seen from FIG. 6 that the power consumption of the mixer is 6.86mW.

综上所述,本发明基于跨导系数修正的混频器的跨导级电路采用跨导系数修正结构,通过增加额外的电路到跨导级,产生了非线性项,通过改变其幅度和相位,提高混频器的线性度。跨导级电路还采用源简并电感结构,使得混频器的转换增益得到改善。In summary, the transconductance stage circuit of the mixer based on transconductance correction in the present invention adopts a transconductance correction structure, by adding an additional circuit to the transconductance stage, a nonlinear term is generated, and by changing its amplitude and phase , to improve the linearity of the mixer. The transconductance stage circuit also adopts a source degenerate inductance structure, so that the conversion gain of the mixer is improved.

以上所述仅为本发明的较佳实施例,并不用以限制本发明,凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The above descriptions are only preferred embodiments of the present invention, and are not intended to limit the present invention. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principles of the present invention shall be included in the protection of the present invention. within range.

Claims (5)

1.一种基于跨导系数修正结构的混频器,其特征在于:包括依次电连接的跨导级电路、开关级电路和负载级电路,其中,所述跨导级电路采用跨导系数修正结构和源简并电感结构;1. A mixer based on a transconductance correction structure, characterized in that: comprising a transconductance stage circuit, a switch stage circuit and a load stage circuit electrically connected in sequence, wherein the transconductance stage circuit adopts a transconductance correction Structure and source degenerate inductance structure; 所述跨导级电路,其用于接入射频电压信号,并将射频电压信号转化为射频电流信号,且对射频电流信号进行反复使用;The transconductance level circuit is used to access the radio frequency voltage signal, convert the radio frequency voltage signal into a radio frequency current signal, and repeatedly use the radio frequency current signal; 所述开关级电路,其用于接入本振信号和射频电流信号,并根据本振信号控制所述开关级电路设置的多个开关管轮流导通,且利用多个开关管轮流导通对射频电流信号进行切换调制,生成中频电流信号传输至负载级电路;The switch level circuit is used to access the local oscillator signal and the radio frequency current signal, and according to the local oscillator signal, the multiple switch tubes set in the switch level circuit are controlled to be turned on in turn, and the multiple switch tubes are used to turn on the pair of switches in turn. The radio frequency current signal is switched and modulated to generate an intermediate frequency current signal and transmit it to the load stage circuit; 所述负载级电路,其用于将中频电流信号转换成电压信号进行输出;The load stage circuit is used to convert the intermediate frequency current signal into a voltage signal for output; 所述跨导级电路包括晶体管M1~M7、电感L1、电容C1、电容C2、电阻R1、电阻R2、电阻Rb1和电阻Rb2;所述晶体管M1的栅极与射频电压信号的正极端RF+连接,所述晶体管M1的漏极与所述电感L1的一端连接,所述晶体管M1的源级接地,所述电感L1的另一端与所述晶体管M2的漏极连接;所述晶体管M3的栅极与所述晶体管M4的栅极连接,所述晶体管M3的漏极与所述晶体管M1的漏极连接,所述晶体管M3的漏极还与所述开关级电路连接,所述晶体管M3的源级接地;所述晶体管M2的栅极与射频电压信号的负极端RF-连接,所述晶体管M2的源级接地;所述晶体管M4的漏极与所述晶体管M2的漏极连接,所述晶体管M4的漏极还与所述开关级电路连接,所述晶体管M4的源级接地;所述电阻Rb2的一端连接直流偏置电压v2,所述电阻Rb2的另一端与所述晶体管M3的栅极连接;所述晶体管M5的栅极与射频电压信号的正极端RF+连接,所述晶体管M5的漏极与所述电容C1的一端连接,所述晶体管M5的源级接地,所述电容C1的另一端与所述晶体管M7的栅极连接;所述晶体管M6的栅极与射频电压信号的负极端RF-连接,所述晶体管M6的源级接地,所述晶体管M6的漏极与所述晶体管M5的漏极连接;所述电阻Rb1的一端与所述晶体管M7的栅极连接,所述电阻Rb1的另一端连接直流偏置电压V1;所述晶体管M7的源级接地,所述晶体管M7的漏极与所述电阻R2的一端连接,所述R2的另一端连接电压VDD;所述电阻R1的一端与所述晶体管M5的漏极连接,所述电阻R1的另一端连接电压VDD;所述电容C2的一端与所述晶体管M7的漏极连接,所述电容C2的另一端与所述晶体管M4的栅极连接。The transconductance stage circuit includes transistors M1-M7, inductor L1, capacitor C1, capacitor C2, resistor R1, resistor R2, resistor Rb1 and resistor Rb2; the gate of the transistor M1 is connected to the positive terminal RF+ of the radio frequency voltage signal, The drain of the transistor M1 is connected to one end of the inductor L1, the source of the transistor M1 is grounded, and the other end of the inductor L1 is connected to the drain of the transistor M2; the gate of the transistor M3 is connected to the The gate of the transistor M4 is connected, the drain of the transistor M3 is connected to the drain of the transistor M1, the drain of the transistor M3 is also connected to the switching circuit, and the source of the transistor M3 is grounded The gate of the transistor M2 is connected to the negative terminal RF- of the radio frequency voltage signal, and the source of the transistor M2 is grounded; the drain of the transistor M4 is connected to the drain of the transistor M2, and the drain of the transistor M4 is connected to the ground. The drain is also connected to the switching stage circuit, the source of the transistor M4 is grounded; one end of the resistor Rb2 is connected to the DC bias voltage v2, and the other end of the resistor Rb2 is connected to the gate of the transistor M3; The gate of the transistor M5 is connected to the positive terminal RF+ of the radio frequency voltage signal, the drain of the transistor M5 is connected to one end of the capacitor C1, the source of the transistor M5 is grounded, and the other end of the capacitor C1 is connected to The gate of the transistor M7 is connected; the gate of the transistor M6 is connected to the negative terminal RF- of the radio frequency voltage signal, the source of the transistor M6 is grounded, and the drain of the transistor M6 is connected to the drain of the transistor M5 One end of the resistor Rb1 is connected to the gate of the transistor M7, and the other end of the resistor Rb1 is connected to the DC bias voltage V1; the source of the transistor M7 is grounded, and the drain of the transistor M7 is connected to the gate of the transistor M7. One end of the resistor R2 is connected, and the other end of the R2 is connected to the voltage VDD; one end of the resistor R1 is connected to the drain of the transistor M5, and the other end of the resistor R1 is connected to the voltage VDD; the capacitor C2 One end is connected to the drain of the transistor M7, and the other end of the capacitor C2 is connected to the gate of the transistor M4. 2.根据权利要求1所述的一种基于跨导系数修正结构的混频器,其特征在于:所述开关级电路包括晶体管M8~M11,所述晶体管M8的栅极与本振信号的正极端LO+连接,所述晶体管M8的源级与所述晶体管M1的漏极连接,所述晶体管M8的漏极与所述负载级电路连接;所述晶体管M9的栅极与本振信号的负极端LO-连接,所述晶体管M9的源级与所述晶体管M8的源极连接,所述晶体管M9的漏极与所述晶体管M11的漏极连接;所述晶体管M10的栅极与本振信号的负极端LO-连接,所述晶体管M10的源级与所述晶体管M2的漏极连接,所述晶体管M10的漏极与所述晶体管M8的漏极连接;所述晶体管M11的栅极与本振信号的负极端LO+连接,所述晶体管M11的源级与所述晶体管M2的漏极连接,所述晶体管M11的漏极与所述负载级电路连接。2. A mixer based on a transconductance correction structure according to claim 1, characterized in that: the switch stage circuit includes transistors M8-M11, the gate of the transistor M8 is connected to the positive signal of the local oscillator signal The terminal LO+ is connected, the source of the transistor M8 is connected to the drain of the transistor M1, and the drain of the transistor M8 is connected to the load stage circuit; the gate of the transistor M9 is connected to the negative terminal of the local oscillator signal LO-connection, the source of the transistor M9 is connected to the source of the transistor M8, the drain of the transistor M9 is connected to the drain of the transistor M11; the gate of the transistor M10 is connected to the local oscillator signal The negative terminal LO- is connected, the source of the transistor M10 is connected to the drain of the transistor M2, the drain of the transistor M10 is connected to the drain of the transistor M8; the gate of the transistor M11 is connected to the local oscillator The negative terminal of the signal is connected to LO+, the source of the transistor M11 is connected to the drain of the transistor M2, and the drain of the transistor M11 is connected to the load stage circuit. 3.根据权利要求2所述的一种基于跨导系数修正结构的混频器,其特征在于:所述负载级电路包括电阻R3、电阻R4、电容C3和电容C4;所述电阻R3的一端与所述晶体管M8的漏极连接,所述电阻R3的另一端与电源电压VDD连接;所述电容C3的一端与所述晶体管M8的漏极连接,所述电容C3的另一端与电源电压VDD连接;所述电阻R4的一端与所述晶体管M11的漏极连接,所述电阻R4的另一端与电源电压VDD连接;所述电容C4的一端与所述晶体管M11的漏极连接,所述电容C4的另一端与电源电压VDD连接。3. A mixer based on a transconductance correction structure according to claim 2, characterized in that: the load stage circuit includes a resistor R3, a resistor R4, a capacitor C3 and a capacitor C4; one end of the resistor R3 Connected to the drain of the transistor M8, the other end of the resistor R3 is connected to the power supply voltage VDD; one end of the capacitor C3 is connected to the drain of the transistor M8, and the other end of the capacitor C3 is connected to the power supply voltage VDD connected; one end of the resistor R4 is connected to the drain of the transistor M11, and the other end of the resistor R4 is connected to the power supply voltage VDD; one end of the capacitor C4 is connected to the drain of the transistor M11, and the capacitor The other end of C4 is connected to the power supply voltage VDD. 4.根据权利要求3所述的一种基于跨导系数修正结构的混频器,其特征在于:还包括电流注入电路,所述电流注入电路包括晶体管M12和晶体管M13,所述晶体管M12的栅极连接与直流偏置电压V0连接,所述晶体管M12的源极与电源电压VDD连接,所述晶体管M12的漏极与所述晶体管M9的源极连接;所述晶体管M13的栅极与所述晶体管M12的栅极连接,所述晶体管M13的漏极与所述晶体管M10的源极连接,所述晶体管M13的源级与电源电压VDD连接。4. A mixer based on a transconductance correction structure according to claim 3, characterized in that: it also includes a current injection circuit, the current injection circuit includes a transistor M12 and a transistor M13, the gate of the transistor M12 The pole of the transistor M12 is connected to the DC bias voltage V0, the source of the transistor M12 is connected to the power supply voltage VDD, the drain of the transistor M12 is connected to the source of the transistor M9; the gate of the transistor M13 is connected to the source of the transistor M13 The gate of the transistor M12 is connected, the drain of the transistor M13 is connected to the source of the transistor M10 , and the source of the transistor M13 is connected to the power supply voltage VDD. 5.根据权利要求4所述的一种基于跨导系数修正结构的混频器,其特征在于:所述晶体管M1~M11均为NMOS管,所述晶体管M12~M13均为PMOS管。5. The mixer based on a transconductance correction structure according to claim 4, wherein the transistors M1-M11 are all NMOS transistors, and the transistors M12-M13 are all PMOS transistors.
CN201711340123.XA 2017-12-14 2017-12-14 A mixer based on transconductance coefficient correction structure Active CN108039869B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711340123.XA CN108039869B (en) 2017-12-14 2017-12-14 A mixer based on transconductance coefficient correction structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711340123.XA CN108039869B (en) 2017-12-14 2017-12-14 A mixer based on transconductance coefficient correction structure

Publications (2)

Publication Number Publication Date
CN108039869A true CN108039869A (en) 2018-05-15
CN108039869B CN108039869B (en) 2023-11-14

Family

ID=62103360

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711340123.XA Active CN108039869B (en) 2017-12-14 2017-12-14 A mixer based on transconductance coefficient correction structure

Country Status (1)

Country Link
CN (1) CN108039869B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108964614A (en) * 2018-06-29 2018-12-07 南通朝旭环保科技有限公司 Mixer
CN109783865A (en) * 2018-12-14 2019-05-21 华北电力大学(保定) A kind of three core power line unit length parameter matrix method for solving

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040229589A1 (en) * 2003-05-12 2004-11-18 Behzad Arya Reza Reduced local oscillator feedthrough quadrature image reject mixer
WO2013091351A1 (en) * 2011-12-20 2013-06-27 东南大学 Transconductance-enhancing passive frequency mixer
CN106385236A (en) * 2016-10-17 2017-02-08 广西师范大学 Active frequency mixer with high linearity and high gain and method
CN106533475A (en) * 2016-12-09 2017-03-22 广西师范大学 Front-end circuit of receiver
CN206099903U (en) * 2016-10-17 2017-04-12 广西师范大学 An Active Mixer with High Linearity and High Gain
CN207460102U (en) * 2017-12-14 2018-06-05 广西师范大学 A kind of frequency mixer based on mutual conductance coefficient correcting principle

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040229589A1 (en) * 2003-05-12 2004-11-18 Behzad Arya Reza Reduced local oscillator feedthrough quadrature image reject mixer
WO2013091351A1 (en) * 2011-12-20 2013-06-27 东南大学 Transconductance-enhancing passive frequency mixer
CN106385236A (en) * 2016-10-17 2017-02-08 广西师范大学 Active frequency mixer with high linearity and high gain and method
CN206099903U (en) * 2016-10-17 2017-04-12 广西师范大学 An Active Mixer with High Linearity and High Gain
CN106533475A (en) * 2016-12-09 2017-03-22 广西师范大学 Front-end circuit of receiver
CN207460102U (en) * 2017-12-14 2018-06-05 广西师范大学 A kind of frequency mixer based on mutual conductance coefficient correcting principle

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
宋丹;张晓林;夏温博;: "低压CMOS折叠共源共栅混频器的设计", 北京航空航天大学学报, no. 12 *
高胜凯;高博;龚敏;周银强;: "一种高线性度低噪声下变频混频器", 微电子学, no. 04 *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108964614A (en) * 2018-06-29 2018-12-07 南通朝旭环保科技有限公司 Mixer
WO2020000614A1 (en) * 2018-06-29 2020-01-02 樊璠 Frequency mixer circuit
US10903807B2 (en) 2018-06-29 2021-01-26 Fan FAN Mixer circuit
CN109783865A (en) * 2018-12-14 2019-05-21 华北电力大学(保定) A kind of three core power line unit length parameter matrix method for solving
CN109783865B (en) * 2018-12-14 2023-04-28 华北电力大学(保定) Method for solving unit length parameter matrix of three-core power line

Also Published As

Publication number Publication date
CN108039869B (en) 2023-11-14

Similar Documents

Publication Publication Date Title
CN103401508B (en) A kind of low noise amplifier and frequency mixer emerging system
KR101237565B1 (en) Amplifier with improved linearization
CN107645300B (en) Current multiplexing low-power consumption radio frequency receiver
CN102075145B (en) High-linearity folding image mixer
US8169266B2 (en) Mixer circuits and methods
CN106921346B (en) High linearity broadband up-mixer
US7446590B2 (en) Low noise mixer with reduced distortion
CN206099903U (en) An Active Mixer with High Linearity and High Gain
CN102638227A (en) Ultra-wideband mixer circuit with on-chip active balun
CN104124923B (en) A kind of low-noise mixer circuit
CN101409533B (en) Transconductor
CN207460102U (en) A kind of frequency mixer based on mutual conductance coefficient correcting principle
CN108039869B (en) A mixer based on transconductance coefficient correction structure
CN106253854A (en) A kind of mixer with local oscillator phase mismatch compensation function
CN207410303U (en) Frequency mixer based on current multiplexing technology
CN107834980B (en) Mixer based on current multiplexing technology
CN114567261A (en) Voltage-controlled oscillator and electronic equipment
CN106067765B (en) Active mixer and mixing method based on active mixer
CN104333330B (en) A kind of CMOS up-converter circuits with direct current biasing transformational structure
CN101465620B (en) Radio frequency buffer amplifying circuit
CN108206672B (en) Wireless radio frequency transmitter and passive mixer therein
TWI392222B (en) Mixer that improves signal quality
US7271668B2 (en) Mixer circuits and methods with improved spectral purity
CN201910768U (en) High-linearity foldable image mixer
CN113328710B (en) High-linearity transconductance circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant