CN107799610A - A kind of Schottky diode and preparation method - Google Patents
A kind of Schottky diode and preparation method Download PDFInfo
- Publication number
- CN107799610A CN107799610A CN201610801243.4A CN201610801243A CN107799610A CN 107799610 A CN107799610 A CN 107799610A CN 201610801243 A CN201610801243 A CN 201610801243A CN 107799610 A CN107799610 A CN 107799610A
- Authority
- CN
- China
- Prior art keywords
- metal
- layer
- schottky
- schottky diode
- face
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000002360 preparation method Methods 0.000 title claims abstract description 12
- 239000002184 metal Substances 0.000 claims abstract description 113
- 230000004888 barrier function Effects 0.000 claims abstract description 34
- 239000000758 substrate Substances 0.000 claims abstract description 24
- 238000005036 potential barrier Methods 0.000 claims abstract description 19
- 238000000137 annealing Methods 0.000 claims description 13
- 229920002120 photoresistant polymer Polymers 0.000 claims description 5
- 238000001312 dry etching Methods 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 4
- 238000000407 epitaxy Methods 0.000 claims 14
- 230000002441 reversible effect Effects 0.000 abstract description 17
- 230000000903 blocking effect Effects 0.000 abstract description 9
- 230000005684 electric field Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 238000011084 recovery Methods 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000005381 potential energy Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000004321 preservation Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 230000001235 sensitizing effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 238000004347 surface barrier Methods 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
- H10D8/60—Schottky-barrier diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
- H10D8/01—Manufacture or treatment
- H10D8/051—Manufacture or treatment of Schottky diodes
Landscapes
- Electrodes Of Semiconductors (AREA)
Abstract
本发明提供了一种肖特基二极管及制备方法,该肖特基二极管包括:金属层;N型衬底,位于金属层之上;N型外延层,位于N型衬底之上;至少一个填充有第一金属的沟槽,位于N型外延层的第一端面,N型外延层的第一端面为远离N型衬底的一端的表面;由第二金属构成的低势垒金属层,覆盖在N型外延层的第一端面以及沟槽内的第一金属之上;其中,第一金属的势垒高于第二金属的势垒;第一金属与N型外延层的交界处形成第一肖特基结;低势垒金属层与N型外延层的交界处形成第二肖特基结。本发明解决了肖特基二级管具有较大的漏电流,反向阻断能力较差的问题。
The invention provides a Schottky diode and a preparation method thereof. The Schottky diode includes: a metal layer; an N-type substrate located on the metal layer; an N-type epitaxial layer located on the N-type substrate; at least one The groove filled with the first metal is located on the first end face of the N-type epitaxial layer, and the first end face of the N-type epitaxial layer is the surface away from the end of the N-type substrate; the low-barrier metal layer composed of the second metal, Covering the first end face of the N-type epitaxial layer and the first metal in the trench; wherein, the potential barrier of the first metal is higher than the potential barrier of the second metal; the junction of the first metal and the N-type epitaxial layer is formed The first Schottky junction; the junction of the low barrier metal layer and the N-type epitaxial layer forms a second Schottky junction. The invention solves the problem that the Schottky diode has a relatively large leakage current and poor reverse blocking ability.
Description
技术领域technical field
本发明涉及半导体技术领域,特别涉及一种肖特基二极管及制备方法。The invention relates to the technical field of semiconductors, in particular to a Schottky diode and a preparation method.
背景技术Background technique
功率二极管是电路系统的关键部件,广泛适用于在高频逆变器、数码产品、发电机、电视机等民用产品和卫星接收装置、导弹及飞机等各种先进武器控制系统和仪器仪表设备中。当前,功率二极管正向着两个重要方向拓展:(1)向几千万乃至上万安培发展,可应用于高温电弧风洞、电阻焊机等场合;(2)反向恢复时间越来越短,呈现向超快、超软、超耐用方向发展,使自身不仅用于整流场合,在各种开关电路中有着不同作用。Power diodes are key components of circuit systems, and are widely used in various advanced weapon control systems and instrumentation equipment such as high-frequency inverters, digital products, generators, televisions, and other civilian products, satellite receivers, missiles, and aircraft. . At present, power diodes are expanding in two important directions: (1) to tens of millions or even tens of thousands of amperes, which can be applied to high-temperature arc wind tunnels, resistance welding machines and other occasions; (2) reverse recovery time is getting shorter and shorter , showing the direction of ultra-fast, ultra-soft, and ultra-durable, so that it is not only used in rectification occasions, but also has different functions in various switching circuits.
为了满足低功耗、高频、高温、小型化等应用要求,对功率二极管的耐压、导通电阻、开启压降、反向恢复特性、高温特性等要求越来越高。In order to meet the application requirements of low power consumption, high frequency, high temperature, and miniaturization, the requirements for withstand voltage, on-resistance, turn-on voltage drop, reverse recovery characteristics, and high-temperature characteristics of power diodes are getting higher and higher.
通常应用的功率二极管,有普通整流二极管、肖特基二极管、PIN二极管等。肖特基二级管因具有较低的通态压降,反向恢复时间几乎为零得到了广泛的应用,然而,肖特基二级管具有较大的漏电流,即PN结在截止时流过的很微小的电流,反向阻断能力较差。Commonly used power diodes include ordinary rectifier diodes, Schottky diodes, and PIN diodes. Schottky diodes have been widely used because of their low on-state voltage drop and almost zero reverse recovery time. However, Schottky diodes have a large leakage current, that is, when the PN junction is off A very small current flows, and the reverse blocking ability is poor.
发明内容Contents of the invention
本发明提供了一种肖特基二极管及制备方法,其目的是为了解决肖特基二级管具有较大的漏电流,反向阻断能力较差的问题。The invention provides a Schottky diode and a preparation method thereof, and aims to solve the problems that the Schottky diode has a large leakage current and poor reverse blocking ability.
为了达到上述目的,本发明的实施例提供了一种肖特基二极管,该肖特基二极管包括:In order to achieve the above object, an embodiment of the present invention provides a Schottky diode, the Schottky diode includes:
金属层;metal layer;
N型衬底,位于金属层之上;N-type substrate, located on the metal layer;
N型外延层,位于N型衬底之上;The N-type epitaxial layer is located on the N-type substrate;
至少一个填充有第一金属的沟槽,位于N型外延层的第一端面,N型外延层的第一端面为远离N型衬底的一端的表面;At least one groove filled with the first metal is located on the first end face of the N-type epitaxial layer, and the first end face of the N-type epitaxial layer is the surface away from the end of the N-type substrate;
由第二金属构成的低势垒金属层,覆盖在N型外延层的第一端面以及沟槽内的第一金属之上;A low-barrier metal layer composed of a second metal covering the first end face of the N-type epitaxial layer and the first metal in the trench;
其中,第一金属的势垒高于第二金属的势垒;Wherein, the potential barrier of the first metal is higher than the potential barrier of the second metal;
第一金属与N型外延层的交界处形成第一肖特基结;低势垒金属层与N型外延层的交界处形成第二肖特基结。A first Schottky junction is formed at the junction of the first metal and the N-type epitaxial layer; a second Schottky junction is formed at the junction of the low barrier metal layer and the N-type epitaxial layer.
优选地,第一肖特基结分别位于沟槽的侧壁以及底部处。Preferably, the first Schottky junctions are respectively located at the sidewall and the bottom of the trench.
优选地,低势垒金属层的厚度在0.1微米-4微米之间。Preferably, the thickness of the low-barrier metal layer is between 0.1 microns and 4 microns.
优选地,沟槽充满第一金属。Preferably, the trench is filled with the first metal.
为了实现上述目的,本发明还提供了一种肖特基二极管的制备方法,包括:In order to achieve the above object, the present invention also provides a method for preparing a Schottky diode, comprising:
在N型衬底上制作N型外延层;Fabricate an N-type epitaxial layer on an N-type substrate;
在N型外延层的第一端面制作至少一个沟槽,N型外延层的第一端面为远离N型衬底的一端的表面;Making at least one groove on the first end face of the N-type epitaxial layer, the first end face of the N-type epitaxial layer is the surface away from the end of the N-type substrate;
在沟槽内填充第一金属并进行热退火,形成第一肖特基结;filling the trench with a first metal and performing thermal annealing to form a first Schottky junction;
在N型外延层的第一端面以及第一金属之上覆盖第二金属,形成低势垒金属层,并对第二金属进行热退火,在低势垒金属层与N型外延层的交界处形成第二肖特基结;其中,第一金属的势垒高于第二金属的势垒;Cover the second metal on the first end surface of the N-type epitaxial layer and the first metal to form a low-barrier metal layer, and perform thermal annealing on the second metal, at the junction of the low-barrier metal layer and the N-type epitaxial layer forming a second Schottky junction; wherein the potential barrier of the first metal is higher than the potential barrier of the second metal;
在N型衬底上远离N型外延层的一端覆盖金属层。On the N-type substrate, one end away from the N-type epitaxial layer is covered with a metal layer.
优选地,在沟槽内填充第一金属并进行热退火的步骤,包括:Preferably, the step of filling the trench with the first metal and performing thermal annealing includes:
在沟槽内填充满第一金属;filling the trench with the first metal;
对N型外延层的第一端面进行刻蚀,去除表面的第一金属;Etching the first end face of the N-type epitaxial layer to remove the first metal on the surface;
对沟槽内的第一金属进行热退火。Thermal annealing is performed on the first metal within the trench.
优选地,在N型外延层的第一端面制作至少一个沟槽的步骤,包括:Preferably, the step of forming at least one trench on the first end face of the N-type epitaxial layer includes:
使用光刻胶作为掩膜,在N型外延层的第一端面进行干法刻蚀,制作至少一个沟槽。Using the photoresist as a mask, dry etching is performed on the first end face of the N-type epitaxial layer to form at least one groove.
优选地,第一肖特基结分别位于沟槽的侧壁以及底部处。Preferably, the first Schottky junctions are respectively located at the sidewall and the bottom of the trench.
优选地,低势垒金属层的厚度在0.1微米-4微米之间。Preferably, the thickness of the low-barrier metal layer is between 0.1 microns and 4 microns.
本发明的上述方案至少包括以下有益效果:Above-mentioned scheme of the present invention comprises following beneficial effect at least:
本发明提供的肖特基二极管及制备方法,在沟槽的侧壁以及底部处形成高势垒肖特基结,在低势垒金属层与N型外延层的交界处形成低势垒肖特基结,在该肖特基二极管正向导通时,由于高势垒肖特基结未开启,其提供的导通电流可以忽略,正向电流主要由低势垒肖特基结进行导通;而该肖特基二极管在反向偏置时,由于沟槽内的高势垒肖特基结会对沟槽之间的电场强度具有抑制作用,从而降低了该肖特基二极管表面的电场强度值,起到了抑制器件漏电流的作用,改善了器件的反向阻断能力;本发明解决了肖特基二级管具有较大的漏电流,反向阻断能力较差的问题。The Schottky diode and the preparation method provided by the present invention form a high barrier Schottky junction at the sidewall and bottom of the trench, and form a low barrier Schottky junction at the junction of the low barrier metal layer and the N-type epitaxial layer Base junction, when the Schottky diode is forward-conducting, since the high-barrier Schottky junction is not turned on, the conduction current provided by it can be ignored, and the forward current is mainly conducted by the low-barrier Schottky junction; When the Schottky diode is reverse biased, because the high barrier Schottky junction in the trench has a suppressive effect on the electric field strength between the trenches, the electric field strength on the surface of the Schottky diode is reduced. value, which plays a role in suppressing the leakage current of the device and improves the reverse blocking ability of the device; the invention solves the problem that the Schottky diode has a relatively large leakage current and poor reverse blocking ability.
附图说明Description of drawings
图1表示本发明的第一实施例提供的肖特基二极管的剖面示意图;Fig. 1 represents the schematic cross-sectional view of the Schottky diode that the first embodiment of the present invention provides;
图2表示本发明的第二实施例提供的肖特基二极管的制备方法的基本步骤流程图;Fig. 2 represents the basic step flowchart of the preparation method of the Schottky diode that the second embodiment of the present invention provides;
图3表示本发明的第二实施例提供的肖特基二极管的制备方法的场景示意图之一;FIG. 3 shows one of the schematic diagrams of the manufacturing method of the Schottky diode provided by the second embodiment of the present invention;
图4表示本发明的第二实施例提供的肖特基二极管的制备方法的场景示意图之二;FIG. 4 shows the second schematic diagram of the manufacturing method of the Schottky diode provided by the second embodiment of the present invention;
图5表示本发明的第二实施例提供的肖特基二极管的制备方法的场景示意图之三;FIG. 5 shows the third schematic diagram of the manufacturing method of the Schottky diode provided by the second embodiment of the present invention;
图6表示本发明的第二实施例提供的肖特基二极管的制备方法的场景示意图之四;FIG. 6 shows the fourth schematic diagram of the manufacturing method of the Schottky diode provided by the second embodiment of the present invention;
图7表示本发明的第二实施例提供的肖特基二极管的制备方法的场景示意图之五。FIG. 7 shows the fifth schematic diagram of the manufacturing method of the Schottky diode provided by the second embodiment of the present invention.
附图标记说明:Explanation of reference signs:
1、金属层;2、N型衬底;3、N型外延层;4、沟槽;5、低势垒金属层。1. Metal layer; 2. N-type substrate; 3. N-type epitaxial layer; 4. Trench; 5. Low barrier metal layer.
具体实施方式Detailed ways
为使本发明要解决的技术问题、技术方案和优点更加清楚,下面将结合附图及具体实施例进行详细描述。In order to make the technical problems, technical solutions and advantages to be solved by the present invention clearer, the following will describe in detail with reference to the drawings and specific embodiments.
本发明针对现有的问题,提供了一种肖特基二极管及制备方法。其中,肖特基二极管(Schottky Barrier Diode,SBD)是利用金属与半导体接触形成的金属-半导体结原理制作的二极管,因此,SBD也称为金属-半导体二极管或表面势垒二极管,是一种热载流子二极管。Aiming at the existing problems, the invention provides a Schottky diode and a preparation method. Among them, the Schottky Barrier Diode (SBD) is a diode made of the metal-semiconductor junction principle formed by the contact between the metal and the semiconductor. Therefore, the SBD is also called a metal-semiconductor diode or a surface barrier diode. carrier diode.
第一实施例first embodiment
参见图1,本发明的第一实施例提供了一种肖特基二极管,包括:Referring to Fig. 1, the first embodiment of the present invention provides a Schottky diode, comprising:
金属层1;其中,金属层1位于肖特基二极管的最底端。Metal layer 1; wherein, the metal layer 1 is located at the bottom of the Schottky diode.
N型衬底2,位于金属层1之上;N-type substrate 2, located on the metal layer 1;
N型外延层3,位于N型衬底2之上;其中,N型外延层3为在N型衬底2上掺杂离子形成。The N-type epitaxial layer 3 is located on the N-type substrate 2 ; wherein, the N-type epitaxial layer 3 is formed by doping ions on the N-type substrate 2 .
至少一个填充有第一金属的沟槽4,位于N型外延层3的第一端面,N型外延层3的第一端面为远离N型衬底2的一端的表面;其中,图1中以3个沟槽4为例,沟槽4位于N型外延层3为远离N型衬底2的一端的表面,且沟槽4内填充有第一金属。At least one groove 4 filled with the first metal is located on the first end face of the N-type epitaxial layer 3, and the first end face of the N-type epitaxial layer 3 is the surface away from the end of the N-type substrate 2; wherein, in FIG. 1 Taking three trenches 4 as an example, the trenches 4 are located on the surface of the end of the N-type epitaxial layer 3 away from the N-type substrate 2 , and the trenches 4 are filled with the first metal.
由第二金属构成的低势垒金属层5,覆盖在N型外延层3的第一端面以及沟槽4内的第一金属之上;其中,第二金属与N型外延层3的第一端面以及沟槽4内的第一金属均接触。The low-barrier metal layer 5 made of the second metal covers the first end surface of the N-type epitaxial layer 3 and the first metal in the trench 4; Both the end face and the first metal in the trench 4 are in contact.
其中,第一金属的势垒高于第二金属的势垒;其中,势垒就是势能比附近的势能都高的空间区域,第一金属所在的空间区域形成的势垒高于第一金属所在的空间区域形成的势垒。Among them, the potential barrier of the first metal is higher than the potential barrier of the second metal; among them, the potential barrier is the space region where the potential energy is higher than that of the nearby potential energy, and the potential barrier formed by the space region where the first metal is located is higher than that of the first metal. The potential barrier formed by the space region.
第一金属与N型外延层3的交界处形成第一肖特基结;其中,第一肖特基结为高势垒肖特基结,第一肖特基结分别位于沟槽4的侧壁以及底部处,高势垒肖特基结决定了肖特基二极管的反向特性,会对沟槽4之间的电场强度具有抑制作用,从而降低了该肖特基二极管表面的电场强度值,降低通态压降。The junction of the first metal and the N-type epitaxial layer 3 forms a first Schottky junction; wherein, the first Schottky junction is a high-barrier Schottky junction, and the first Schottky junctions are respectively located on the sides of the trench 4 At the wall and the bottom, the high barrier Schottky junction determines the reverse characteristics of the Schottky diode, which can inhibit the electric field intensity between the trenches 4, thereby reducing the electric field intensity value on the surface of the Schottky diode , reducing the on-state voltage drop.
低势垒金属层5与N型外延层3的交界处形成第二肖特基结,第二肖特基结为低势垒肖特基结,低势垒肖特基结决定了肖特基二极管的正向特性,在该肖特基二极管正向导通时,由于高势垒肖特基结未开启,其提供的导通电流可以忽略,正向电流主要由低势垒肖特基结进行导通。The junction of the low barrier metal layer 5 and the N-type epitaxial layer 3 forms a second Schottky junction, the second Schottky junction is a low barrier Schottky junction, and the low barrier Schottky junction determines the Schottky junction. The forward characteristics of the diode, when the Schottky diode is forward-conducting, since the high-barrier Schottky junction is not turned on, the conduction current provided by it can be ignored, and the forward current is mainly carried by the low-barrier Schottky junction conduction.
优选地,低势垒金属层5的厚度在0.1微米-4微米之间。可以理解的是,0.1微米-4微米时低势垒金属层5的最佳厚度范围,也可是其他厚度。Preferably, the thickness of the low-barrier metal layer 5 is between 0.1 microns and 4 microns. It can be understood that the optimal thickness range of the low barrier metal layer 5 is 0.1 micron-4 microns, and other thicknesses are also possible.
优选地,沟槽4充满第一金属,以确保形成高势垒肖特基结。Preferably, the trench 4 is filled with the first metal to ensure the formation of a high barrier Schottky junction.
本发明的上述实施例中,在沟槽4的侧壁以及底部处形成高势垒肖特基结,在低势垒金属层5与N型外延层3的交界处形成低势垒肖特基结,在该肖特基二极管正向导通时,由于高势垒肖特基结未开启,其提供的导通电流可以忽略,正向电流主要由低势垒肖特基结进行导通;而该肖特基二极管在反向偏置时,由于沟槽4内的高势垒肖特基结会对沟槽4之间的电场强度具有抑制作用,从而降低了该肖特基二极管表面的电场强度值,起到了抑制器件漏电流的作用,改善了器件的反向阻断能力;本发明解决了肖特基二级管具有较大的漏电流,反向阻断能力较差的问题。In the above embodiments of the present invention, a high barrier Schottky junction is formed at the sidewall and bottom of the trench 4, and a low barrier Schottky junction is formed at the junction of the low barrier metal layer 5 and the N-type epitaxial layer 3. Junction, when the Schottky diode is forward-conducting, since the high-barrier Schottky junction is not turned on, the conduction current provided by it can be ignored, and the forward current is mainly conducted by the low-barrier Schottky junction; and When the Schottky diode is reverse biased, because the high barrier Schottky junction in the trench 4 has a suppressive effect on the electric field intensity between the trenches 4, thereby reducing the electric field on the surface of the Schottky diode The strength value plays a role in suppressing the leakage current of the device and improves the reverse blocking ability of the device; the invention solves the problem that the Schottky diode has a relatively large leakage current and the reverse blocking ability is poor.
第二实施例second embodiment
参见图2,本发明的第二实施例提供了一种肖特基二极管的制备方法,包括:Referring to Fig. 2, the second embodiment of the present invention provides a method for preparing a Schottky diode, comprising:
步骤201,在N型衬底2上制作N型外延层3。Step 201 , fabricating an N-type epitaxial layer 3 on an N-type substrate 2 .
可选地,如图3所示,N型外延层3可通过离子扩散形成。Optionally, as shown in FIG. 3 , the N-type epitaxial layer 3 can be formed by ion diffusion.
步骤202,在N型外延层3的第一端面制作至少一个沟槽4,N型外延层3的第一端面为远离N型衬底2的一端的表面。Step 202 , making at least one trench 4 on the first end surface of the N-type epitaxial layer 3 , the first end surface of the N-type epitaxial layer 3 being the surface away from the end of the N-type substrate 2 .
优选地,步骤202包括:Preferably, step 202 includes:
使用光刻胶作为掩膜,在N型外延层3的第一端面进行干法刻蚀,制作至少一个沟槽4。Using photoresist as a mask, dry etching is performed on the first end surface of the N-type epitaxial layer 3 to form at least one trench 4 .
具体地,光刻胶是一种由感光树脂、增感剂(见光谱增感染料)和溶剂三种主要成分组成的对光敏感的混合液体,使用光刻胶作为掩膜,进行干法刻蚀,在硅片表面形成沟槽4,如图4所示。Specifically, photoresist is a light-sensitive mixed liquid composed of three main components: photosensitive resin, sensitizer (see spectral sensitizing dye) and solvent. Using photoresist as a mask, dry etching etch to form grooves 4 on the surface of the silicon wafer, as shown in FIG. 4 .
步骤203,在沟槽4内填充第一金属并进行热退火,形成第一肖特基结。Step 203 , filling the first metal in the trench 4 and performing thermal annealing to form a first Schottky junction.
优选地,第一肖特基结分别位于沟槽4的侧壁以及底部处。其中,第一肖特基结为高势垒肖特基结,高势垒肖特基结决定了肖特基二极管的反向特性,会对沟槽4之间的电场强度具有抑制作用,从而降低了该肖特基二极管表面的电场强度值,降低通态压降。Preferably, the first Schottky junctions are respectively located at the sidewall and the bottom of the trench 4 . Wherein, the first Schottky junction is a high-barrier Schottky junction, and the high-barrier Schottky junction determines the reverse characteristics of the Schottky diode, which can inhibit the electric field intensity between the trenches 4, thereby The value of the electric field intensity on the surface of the Schottky diode is reduced, and the on-state voltage drop is reduced.
如图5所示,在沟槽4内填充第一金属,为了确保第一金属充满沟槽4,应使第一金属覆盖到N型外延层3的第一端面。As shown in FIG. 5 , the trench 4 is filled with the first metal. In order to ensure that the first metal fills the trench 4 , the first metal should cover the first end surface of the N-type epitaxial layer 3 .
优选地,步骤203包括:Preferably, step 203 includes:
在沟槽4内填充满第一金属;filling the trench 4 with the first metal;
对N型外延层3的第一端面进行刻蚀,去除表面的第一金属;Etching the first end face of the N-type epitaxial layer 3 to remove the first metal on the surface;
对沟槽4内的第一金属进行热退火。Thermal annealing is performed on the first metal in the trench 4 .
其中,在沟槽4内充满第一金属后,首先进行刻蚀,去除N型外延层3的第一金属,保留沟槽4内的第一金属;然后进行热退火,加热到适当温度,并维持一定的保温时间,然后进行缓慢冷却,使第一金属内部组织达到或接近平衡状态,在沟槽4侧壁和底部形成高势垒肖特基结。Wherein, after the trench 4 is filled with the first metal, etching is first performed to remove the first metal of the N-type epitaxial layer 3, and the first metal in the trench 4 is retained; then thermal annealing is performed, heated to an appropriate temperature, and Maintain a certain heat preservation time, and then slowly cool down, so that the internal structure of the first metal reaches or approaches the equilibrium state, and a high barrier Schottky junction is formed on the side wall and bottom of the trench 4 .
步骤204,在N型外延层3的第一端面以及第一金属之上覆盖第二金属,形成低势垒金属层5,并对第二金属进行热退火,在低势垒金属层5与N型外延层3的交界处形成第二肖特基结;其中,第一金属的势垒高于第二金属的势垒。Step 204, cover the second metal on the first end surface of the N-type epitaxial layer 3 and the first metal to form the low barrier metal layer 5, and perform thermal annealing on the second metal, and form the low barrier metal layer 5 and the N The junction of the type epitaxial layer 3 forms a second Schottky junction; wherein, the potential barrier of the first metal is higher than the potential barrier of the second metal.
其中,第二肖特基结为低势垒肖特基结,低势垒肖特基结决定了肖特基二极管的正向特性,在该肖特基二极管正向导通时,由于高势垒肖特基结未开启,其提供的导通电流可以忽略,正向电流主要由低势垒肖特基结进行导通。Among them, the second Schottky junction is a low-barrier Schottky junction, and the low-barrier Schottky junction determines the forward characteristics of the Schottky diode. When the Schottky diode is conducting forward, due to the high barrier The Schottky junction is not turned on, and the conduction current provided by it can be ignored, and the forward current is mainly conducted by the low barrier Schottky junction.
如图6所示,在N型外延层3的第一端面以及第一金属之上覆盖第二金属,形成低势垒金属层5,对第二金属进行热退火加热到适当温度,并维持一定的保温时间,然后进行缓慢冷却,使第二金属内部组织达到或接近平衡状态,在低势垒金属层5与N型外延层3的交界处形成第二肖特基结,且第一金属的势垒高于第二金属的势垒。As shown in FIG. 6, the first end surface of the N-type epitaxial layer 3 and the first metal are covered with a second metal to form a low barrier metal layer 5, and the second metal is heated to an appropriate temperature by thermal annealing and maintained at a certain temperature. the holding time, and then slowly cool, so that the internal structure of the second metal reaches or approaches the equilibrium state, and the second Schottky junction is formed at the junction of the low barrier metal layer 5 and the N-type epitaxial layer 3, and the first metal The potential barrier is higher than that of the second metal.
步骤205,在N型衬底2上远离N型外延层3的一端覆盖金属层1。Step 205 , covering the end of the N-type substrate 2 away from the N-type epitaxial layer 3 with the metal layer 1 .
如图7所示;优选地,低势垒金属层5的厚度在0.1微米-4微米之间,可以理解的是,0.1微米-4微米时低势垒金属层5的最佳厚度范围,也可是其他厚度。As shown in Figure 7; preferably, the thickness of the low-barrier metal layer 5 is between 0.1 micron-4 microns, it can be understood that the optimal thickness range of the low-barrier metal layer 5 when 0.1 micron-4 microns is also But other thicknesses.
本发明的上述实施例中,在在沟槽4的侧壁以及底部处形成高势垒肖特基结,在低势垒金属层5与N型外延层3的交界处形成低势垒肖特基结,在该肖特基二极管正向导通时,由于高势垒肖特基结未开启,其提供的导通电流可以忽略,正向电流主要由低势垒肖特基结进行导通;而该肖特基二极管在反向偏置时,由于沟槽4内的高势垒肖特基结会对沟槽4之间的电场强度具有抑制作用,从而降低了该肖特基二极管表面的电场强度值,起到了抑制器件漏电流的作用,改善了器件的反向阻断能力;本发明解决了肖特基二级管具有较大的漏电流,反向阻断能力较差的问题。In the above embodiments of the present invention, a high barrier Schottky junction is formed at the sidewall and bottom of the trench 4, and a low barrier Schottky junction is formed at the junction of the low barrier metal layer 5 and the N-type epitaxial layer 3. Base junction, when the Schottky diode is forward-conducting, since the high-barrier Schottky junction is not turned on, the conduction current provided by it can be ignored, and the forward current is mainly conducted by the low-barrier Schottky junction; When the Schottky diode is reverse biased, because the high potential barrier Schottky junction in the trench 4 has an inhibitory effect on the electric field intensity between the trenches 4, thereby reducing the surface of the Schottky diode. The electric field strength value plays a role in suppressing the leakage current of the device and improves the reverse blocking ability of the device; the invention solves the problem that the Schottky diode has a relatively large leakage current and the reverse blocking ability is poor.
以上所述是本发明的优选实施方式,应当指出,对于本技术领域的普通技术人员来说,在不脱离本发明所述原理的前提下,还可以作出若干改进和润饰,这些改进和润饰也应视为本发明的保护范围。The above description is a preferred embodiment of the present invention, it should be pointed out that for those of ordinary skill in the art, without departing from the principle of the present invention, some improvements and modifications can also be made, and these improvements and modifications can also be made. It should be regarded as the protection scope of the present invention.
Claims (9)
- A kind of 1. Schottky diode, it is characterised in that including:Metal level;N-type substrate, on the metal level;N-type epitaxy layer, on the N-type substrate;At least one groove for being filled with the first metal, positioned at the first end face of the N-type epitaxy layer, the N-type epitaxy layer First end face is the surface of one end away from the N-type substrate;The low barrier metal layer being made up of the second metal, is covered in the first end face and the groove of the N-type epitaxy layer First metal on;Wherein, the potential barrier of first metal is higher than the bimetallic potential barrier;First metal and the intersection of the N-type epitaxy layer form the first schottky junction;The low barrier metal layer and institute The intersection for stating N-type epitaxy layer forms the second schottky junction.
- 2. Schottky diode according to claim 1, it is characterised in that first schottky junction is respectively positioned at described At the side wall of groove and bottom.
- 3. Schottky diode according to claim 1, it is characterised in that the thickness of the low barrier metal layer is 0.1 Between -4 microns of micron.
- 4. Schottky diode according to claim 1, it is characterised in that the groove is full of first metal.
- A kind of 5. preparation method of Schottky diode, it is characterised in that including:N-type epitaxy layer is made in N-type substrate;At least one groove is made in the first end face of the N-type epitaxy layer, the first end face of the N-type epitaxy layer is away from institute State the surface of one end of N-type substrate;The first metal is filled in the groove and carries out thermal annealing, forms the first schottky junction;The second metal is covered on the first end face of the N-type epitaxy layer and first metal, forms low barrier metal Layer, and thermal annealing is carried out to second metal, the is formed in the intersection of the low barrier metal layer and the N-type epitaxy layer Two schottky junctions;Wherein, the potential barrier of first metal is higher than the bimetallic potential barrier;One end covering metal level away from the N-type epitaxy layer in the N-type substrate.
- 6. the preparation method of Schottky diode according to claim 5, it is characterised in that described to be filled out in the groove The step of filling the first metal and carrying out thermal annealing, including:Full first metal is filled in the groove;The first end face of the N-type epitaxy layer is performed etching, removes first metal on surface;Thermal annealing is carried out to first metal in the groove.
- 7. the preparation method of Schottky diode according to claim 5, it is characterised in that described in the N-type extension The first end face of layer makes the step of at least one groove, including:Using photoresist as mask, dry etching is carried out in the first end face of the N-type epitaxy layer, makes at least one ditch Groove.
- 8. the preparation method of Schottky diode according to claim 5, it is characterised in that first schottky junction point Not Wei Yu the groove side wall and bottom at.
- 9. the preparation method of Schottky diode according to claim 5, it is characterised in that the low barrier metal layer Thickness is between 0.1 micron -4 microns.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610801243.4A CN107799610A (en) | 2016-09-05 | 2016-09-05 | A kind of Schottky diode and preparation method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610801243.4A CN107799610A (en) | 2016-09-05 | 2016-09-05 | A kind of Schottky diode and preparation method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN107799610A true CN107799610A (en) | 2018-03-13 |
Family
ID=61530608
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610801243.4A Pending CN107799610A (en) | 2016-09-05 | 2016-09-05 | A kind of Schottky diode and preparation method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107799610A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110521005A (en) * | 2018-12-28 | 2019-11-29 | 香港应用科技研究院有限公司 | High pressure carbonization silicon Schotty diode flip chip array |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104157703A (en) * | 2014-04-21 | 2014-11-19 | 西安电子科技大学 | Trench floating junction silicon carbide SBD device with duplex metal |
-
2016
- 2016-09-05 CN CN201610801243.4A patent/CN107799610A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104157703A (en) * | 2014-04-21 | 2014-11-19 | 西安电子科技大学 | Trench floating junction silicon carbide SBD device with duplex metal |
Non-Patent Citations (1)
Title |
---|
陈治明等: "《宽禁带半导体电力电子器件及其应用》", 31 January 2009 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110521005A (en) * | 2018-12-28 | 2019-11-29 | 香港应用科技研究院有限公司 | High pressure carbonization silicon Schotty diode flip chip array |
CN110521005B (en) * | 2018-12-28 | 2022-03-18 | 香港应用科技研究院有限公司 | Silicon carbide Schottky diode and method of making the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104518006B (en) | A kind of deplection type channel super barrier rectifier and its manufacture method | |
CN105789331B (en) | Semiconductor rectifier device and preparation method thereof | |
TWI470802B (en) | Trench type MOS transistor crystal element and manufacturing method thereof | |
CN103943688B (en) | A kind of Schottky barrier diode device structure and preparation method thereof | |
JP2003318413A (en) | High breakdown voltage silicon carbide diode and manufacturing method therefor | |
JP2017103456A (en) | Semiconductor device | |
CN106298774A (en) | A kind of MPS diode and manufacture method thereof | |
CN106057798A (en) | A MOSFET with Integrated Trench Schottky | |
CN107359116B (en) | A buried epitaxial superjunction diode and method of making the same | |
CN104269444B (en) | The preparation method of fast recovery diode and fast recovery diode | |
CN107799610A (en) | A kind of Schottky diode and preparation method | |
CN107359117B (en) | High-voltage fast recovery PIN diode and manufacturing method thereof | |
CN108054197B (en) | Fast recovery Pin diode and method of making the same | |
CN210110776U (en) | Self-heat-dissipation fast-recovery power device chip | |
CN106158983A (en) | The manufacture method of a kind of superjunction diode and superjunction diode | |
CN107256886A (en) | Groove-type Schottky diode and preparation method thereof | |
CN106328514A (en) | Manufacturing method of power diode and power diode | |
CN106298969B (en) | Super-barrier diode processing method and super-barrier diode | |
Kim et al. | A low knee voltage and high breakdown voltage of 4H-SiC TSBS employing poly-Si/Ni Schottky scheme | |
CN106340453A (en) | Diode preparation method and diode | |
CN107346734B (en) | The preparation method and diode of diode | |
CN118969820B (en) | Semiconductor structure, method for preparing semiconductor structure and semiconductor device | |
CN107546277B (en) | Preparation method of super-barrier diode and super-barrier diode | |
KR101667669B1 (en) | Schottky barrier diode and method for manufacturing the diode | |
CN107579120B (en) | Preparation method of power diode and power diode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180313 |
|
RJ01 | Rejection of invention patent application after publication |