CN107426111A - Hardware achievable jamming control method and device based on wred algorithm - Google Patents
Hardware achievable jamming control method and device based on wred algorithm Download PDFInfo
- Publication number
- CN107426111A CN107426111A CN201710395540.8A CN201710395540A CN107426111A CN 107426111 A CN107426111 A CN 107426111A CN 201710395540 A CN201710395540 A CN 201710395540A CN 107426111 A CN107426111 A CN 107426111A
- Authority
- CN
- China
- Prior art keywords
- module
- queue
- wred
- network data
- packet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/20—Traffic policing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
- H04L47/2425—Traffic characterised by specific attributes, e.g. priority or QoS for supporting services specification, e.g. SLA
- H04L47/2433—Allocation of priorities to traffic types
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/32—Flow control; Congestion control by discarding or delaying data units, e.g. packets or frames
- H04L47/326—Flow control; Congestion control by discarding or delaying data units, e.g. packets or frames with random discard, e.g. random early discard [RED]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/50—Queue scheduling
- H04L47/62—Queue scheduling characterised by scheduling criteria
- H04L47/6215—Individual queue per QOS, rate or priority
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
本发明提供一种硬件可实现的基于WRED算法的拥塞控制方法和装置,所述装置包括解析分类模块,用于对网络数据包进行解析与分类;WRED模块,用于对输入的网络数据包进行随机丢包处理;队列模块,用于对网络数据包进行缓存处理;出队调度模块,用于对队列中的网络数据包进行合理的调度外出。本发明相比于传统的拥塞控制方法,在保证网络数据包传输的公平性的同时,又保证了对优先级较高网络数据包的优先传输。
The present invention provides a hardware-realizable congestion control method and device based on the WRED algorithm. The device includes a parsing and classification module for parsing and classifying network data packets; a WRED module for performing input network data packets Random packet loss processing; the queue module is used to cache the network data packets; the dequeue scheduling module is used to reasonably schedule the network data packets in the queue to go out. Compared with the traditional congestion control method, the present invention not only guarantees the fairness of network data packet transmission, but also ensures the priority transmission of higher priority network data packets.
Description
技术领域technical field
本发明涉及网络数据高效传输领域,具体涉及一种网络拥塞控制技术。The invention relates to the field of efficient transmission of network data, in particular to a network congestion control technology.
背景技术Background technique
近年来,网络技术的发展日新月异,网络规模也随之迅猛扩大,特别是进入上世纪九十年代以后,以网络之间互联协议(Internet Protocol,IP)为基础的Internet呈现爆炸式的增长,已经逐渐发展成为全球性的信息基础设施。Internet中的流量迅速增长,其中除了传统的WWW、FTP等数据流外,还出现了大量的实时多媒体数据流,由于网络中不同类型的数据流均在网络路由器中交汇,因而给网络的路由节点造成了很大的负担,网络拥塞问题也逐渐暴露出来。In recent years, the development of network technology is changing with each passing day, and the scale of the network is also expanding rapidly. Especially after entering the 1990s, the Internet based on the Internet Protocol (Internet Protocol, IP) between networks has shown explosive growth. Gradually develop into a global information infrastructure. The traffic in the Internet is growing rapidly. In addition to the traditional WWW, FTP and other data streams, there are also a large number of real-time multimedia data streams. Since different types of data streams in the network are converged in the network routers, the routing nodes of the network It caused a great burden, and the problem of network congestion was gradually exposed.
在网络通信中,网络拥塞导致延迟和吞吐量等网络服务质量(Quality ofService,QoS)性能指标下降,是影响网络带宽、缓存等网络资源利用率的关键因素,因此有效的解决网络拥塞问题对提高网络的性能具有重要的意义。网络节点存储空间不足、链路带宽容量不够以及网络节点处理能力较弱等都是产生网络拥塞现象的直接原因,但是无论是增加网络节点缓存容量还是提高网络节点处理器的处理能力都不能从根本上解决网络拥塞的问题。相反,某些情况下可能会进一步加剧网络拥塞。网络拥塞已经成为制约网络发展以及应用的一个瓶颈,如何更好的避免和控制网络拥塞已然成为网络研究的热点问题。In network communication, network congestion leads to the decline of network quality of service (QoS) performance indicators such as delay and throughput, which is a key factor affecting the utilization of network resources such as network bandwidth and cache. The performance of the network is of great significance. Insufficient network node storage space, insufficient link bandwidth capacity, and weak network node processing capabilities are the direct causes of network congestion. to solve the problem of network congestion. On the contrary, some cases may further exacerbate network congestion. Network congestion has become a bottleneck restricting network development and application. How to better avoid and control network congestion has become a hot issue in network research.
网络拥塞控制的主要目标是控制进入网络的数据流量,保证通信子网不会被用户发送的数据流淹没,合理的使用网络资源。解决网络拥塞可以从两方面入手,一是拥塞避免,即尽量避免网络拥塞的发生,使网络运行在良好状态下;一是在网络发生拥塞后采取补救措施,使网络尽快恢复到良好状态下。The main goal of network congestion control is to control the data flow entering the network, to ensure that the communication subnet will not be flooded by the data flow sent by users, and to use network resources reasonably. There are two ways to solve network congestion. One is congestion avoidance, that is, to avoid network congestion as much as possible to keep the network running in a good state; the other is to take remedial measures after network congestion occurs to restore the network to a good state as soon as possible.
在因特网中,网络拥塞的发生是其固有属性。因此完全避免网络拥塞是不切实际的,采用拥塞避免以及拥塞管理相结合的方法来解决网络拥塞是更为合理的方法。In the Internet, the occurrence of network congestion is an inherent property. Therefore, it is impractical to completely avoid network congestion, and it is more reasonable to use a combination of congestion avoidance and congestion management to solve network congestion.
发明内容Contents of the invention
针对上述技术问题,本设计提供了一种硬件可实现的基于WRED算法的拥塞控制方法及装置,能够有效地实现对网络拥塞的控制。Aiming at the above technical problems, this design provides a hardware-realizable congestion control method and device based on the WRED algorithm, which can effectively control network congestion.
一种基于WRED算法的拥塞控制装置,其特征在于,包括:A kind of congestion control device based on WRED algorithm, is characterized in that, comprises:
解析分类模块,其连接WRED模块,用于对输入的网络数据包进行解析,根据解析出的IP优先级字段,将网络数据包传输到对应的WRED模块;An analysis and classification module, which is connected to the WRED module, is used to analyze the input network data packet, and transmits the network data packet to the corresponding WRED module according to the IP priority field analyzed;
WRED模块,其连接解析分类模块与队列模块,用于将输入的网络数据包进行随机丢包处理,然后传输到队列模块;The WRED module is connected to the analysis and classification module and the queue module, and is used to perform random packet loss processing on the input network packets, and then transmits to the queue module;
队列模块,其连接WRED模块与出队调度模块,用于将输入的网络数据包进行缓存处理;A queue module, which is connected to the WRED module and the dequeuing scheduling module, is used to cache the input network packets;
出队调度模块,其连接队列模块,用于将队列中的网络数据包进行出队调度处理。The dequeue scheduling module is connected to the queue module and is used for dequeue scheduling processing of the network data packets in the queue.
本发明硬件可实现的基于WRED算法的拥塞控制方法,其特征在于包括如下步骤:The congestion control method based on the WRED algorithm that the hardware of the present invention can realize is characterized in that comprising the steps:
解析分类模块对输入的网络数据包进行解析,根据解析出的IP优先级字段,将网络数据包传输到对应的WRED模块;The analysis and classification module analyzes the input network data packet, and transmits the network data packet to the corresponding WRED module according to the IP priority field analyzed;
WRED模块将输入的网络数据包进行随机丢包处理,然后传输到队列模块;The WRED module performs random packet loss processing on the input network data packets, and then transmits them to the queue module;
队列模块将输入的网络数据包进行缓存处理;The queue module caches the input network packets;
出队调度模块将队列中的网络数据包进行出队调度处理。解析分类模块对输入的网络数据包的包头进行解析,寄存其中的IP优先级字段以及网络数据包长度字段。然后根据这两个字段,将一个完整的网络数据包传输到对应的WRED模块中去。The dequeue scheduling module performs dequeue scheduling processing on the network data packets in the queue. The parsing and classification module parses the packet header of the input network data packet, and stores the IP priority field and the network data packet length field therein. Then, according to these two fields, a complete network data packet is transmitted to the corresponding WRED module.
WRED模块对输入的网络数据包进行随机丢包处理,丢包的概率是由队列模块反馈的队列长度以及预先设置的队列长度上水线、队列长度下水线、队列长度上节点、队列长度下节点决定,丢包的概率分别为0、1/8、1/4、1/2、1。The WRED module performs random packet loss processing on the input network data packets. The probability of packet loss is determined by the queue length fed back by the queue module and the preset queue length upper water line, queue length lower water line, queue length upper node, and queue length lower node It is decided that the probability of packet loss is 0, 1/8, 1/4, 1/2, 1 respectively.
队列模块对输入的网络数据包进行缓存处理,并且对队列的长度进行实时监测,将监测到的队列长度值反馈给WRED模块,用于WRED模块丢包概率的计算。The queue module caches the input network data packets, and monitors the length of the queue in real time, and feeds back the monitored queue length value to the WRED module for the calculation of the packet loss probability of the WRED module.
出队调度模块用于将队列中的网络数据包按照一定的顺序以及权重输出。对于优先级较高的网络数据包被授予的权重较高,对于优先级较低的网络数据包被授予的权重较低,这就体现了具有较高优先级的网络数据包被优先处理的特性。另一方面,本发明使用基于轮询与权重的双层仲裁算法,就保证了网络数据包传输的公平性。The dequeuing scheduling module is used to output the network data packets in the queue according to a certain order and weight. Higher-priority network data packets are given higher weights, and lower-priority network data packets are given lower weights, which reflects the characteristic that network data packets with higher priority are processed first . On the other hand, the present invention uses a two-layer arbitration algorithm based on round robin and weight to ensure the fairness of network data packet transmission.
本发明具有如下优点:本发明使用WRED算法和基于轮询与权重的双层仲裁算法,由于WRED算法对优先级较高IP数据包优先处理的特性,以及基于轮询与权重的双层仲裁算法的公平性,使得本发明既保证了网络数据包公平性的同时,又保证了优先级较高的网络数据包被优先处理,能够实现对网络拥塞的有效控制。The present invention has the following advantages: the present invention uses the WRED algorithm and the double-layer arbitration algorithm based on polling and weight, due to the characteristic of the WRED algorithm for the priority processing of IP data packets with higher priority, and the double-layer arbitration algorithm based on polling and weight Fairness, so that the present invention not only ensures the fairness of network data packets, but also ensures that network data packets with higher priority are processed first, and can effectively control network congestion.
附图说明Description of drawings
以下结合附图和具体实施方式来进一步说明。Further description will be given below in conjunction with the accompanying drawings and specific embodiments.
图1为本发明IP数据包处理流程图。Fig. 1 is a flow chart of IP packet processing in the present invention.
图2为本发明解析分类模块结构图Fig. 2 is a structural diagram of the analysis classification module of the present invention
图3为本发明WRED模块结构图Fig. 3 is the structural diagram of the WRED module of the present invention
图4为本发明队列模块结构图Fig. 4 is a structural diagram of the queue module of the present invention
图5为本发明出队调读结构图Fig. 5 is the structural diagram of the present invention's dequeuing and reading
图6为IP数据包格式。Figure 6 shows the IP packet format.
图7为网络数据包丢包处理的流程图。FIG. 7 is a flow chart of network packet loss processing.
图8是丢包概率为1/2的随机数产生器电路结构图。Fig. 8 is a circuit structure diagram of a random number generator with a packet loss probability of 1/2.
图9是丢包概率为1/4的随机数产生器电路结构图。FIG. 9 is a circuit structure diagram of a random number generator with a packet loss probability of 1/4.
图10是丢包概率为1/8的随机数产生器电路结构图。Fig. 10 is a circuit structure diagram of a random number generator with a packet loss probability of 1/8.
具体实施方式detailed description
如图1所示,为本发明的IP数据包处理流程图。IP数据包首先进入解析分类模块,解析分类模块对进入的网络数据包进行解析,根据网络数据包包头中的IP优先级字段,将进入的所有网络数据包分为8类,然后将各个网络数据包送入相对应的WRED模块;WRED模块的作用是将进入的网络数据包进行随机丢包处理,该模块由WRED0至WRED7共8个WRED子模块组成,每一个WRED子模块对应某一种优先级的网络数据包,8个WRED子模块不同之处在于各个WRED子模块的配置参数不同,即每个WRED子模块的队列上、下水线,队列上、下节点不同;队列模块的作用是对经过WRED模块处理过的网络数据包进行缓存,并且为WRED模块提供实时的队列长度信息,并且队列模块也由8个队列子模块组成,每个队列子模块对应一个WRED子模块,队列长度信息的获得是由计数器计数获得,若队列只输入数据不输出数据,队列长度计数器的值增1;若队列只输出数据不输入数据,队列长度计数器的值减1;若队列既输入数据又输出数据,则队列计数器的值保持不变;出队调度模块的作用是将队列模块中的网络数据包按照一定的调度算法输出,本发明使用的数据调度算法是基于轮询与权重的双层仲裁算法。As shown in FIG. 1, it is a flow chart of IP packet processing in the present invention. The IP data packet first enters the analysis and classification module, and the analysis and classification module analyzes the incoming network data packet, and divides all incoming network data packets into 8 categories according to the IP priority field in the network data packet header, and then classifies each network data The packet is sent to the corresponding WRED module; the function of the WRED module is to randomly discard the incoming network data packets. This module consists of 8 WRED sub-modules from WRED0 to WRED7, and each WRED sub-module corresponds to a certain priority. The difference between the 8 WRED sub-modules is that the configuration parameters of each WRED sub-module are different, that is, the upper and lower queues of each WRED sub-module, and the upper and lower nodes of the queue are different; the role of the queue module is to The network data packets processed by the WRED module are cached, and real-time queue length information is provided for the WRED module, and the queue module is also composed of 8 queue sub-modules, each queue sub-module corresponds to a WRED sub-module, and the queue length information The acquisition is obtained by counting the counter. If the queue only inputs data but does not output data, the value of the queue length counter increases by 1; if the queue only outputs data but does not input data, the value of the queue length counter decreases by 1; if the queue both inputs data and outputs data, Then the value of the queue counter remains unchanged; the effect of the dequeuing scheduling module is to output the network data packets in the queue module according to a certain scheduling algorithm, and the data scheduling algorithm used in the present invention is a double-layer arbitration algorithm based on polling and weight.
如图2所示,为本发明解析分类模块结构图。本模块由FIFO以及解析分类模块控制器组成。FIFO用来缓存进入的网络数据包,分类解析模块控制器负责对网络数据包进行解析分类处理。As shown in FIG. 2 , it is a structural diagram of the analysis and classification module of the present invention. This module is composed of FIFO and analysis classification module controller. The FIFO is used to cache incoming network data packets, and the classification and analysis module controller is responsible for analyzing and classifying the network data packets.
如图3所示,为本发明WRED模块结构图。本模块由FIFO、WRED模块控制器以及随机数产生器组成。FIFO用于缓存进入的网络数据包,随机数产生器用于产生随机数,WRED模块控制器负责对输入的网络数据包进行随机丢包处理。As shown in FIG. 3 , it is a structural diagram of the WRED module of the present invention. This module is composed of FIFO, WRED module controller and random number generator. The FIFO is used to cache incoming network data packets, the random number generator is used to generate random numbers, and the WRED module controller is responsible for random packet loss processing of incoming network data packets.
如图4所示,为本发明队列模块结构图。本模块由FIFO以及队列模块控制器组成。FIFO用于缓存进入的网络数据包,队列模块控制器负责对FIFO中数据的长度进行统计,并将该信息反馈给WRED模块。As shown in FIG. 4 , it is a structural diagram of the queue module of the present invention. This module is composed of FIFO and queue module controller. The FIFO is used to cache incoming network data packets, and the queue module controller is responsible for counting the length of the data in the FIFO and feeding the information back to the WRED module.
如图5所示,为本发明出队调度模块结构图。本模块由FIFO以及出队调度模块控制器组成。FIFO用于缓存进入的网络数据包,出队调度控制器负责对进入的网络数据包进行合理的调度。As shown in FIG. 5 , it is a structural diagram of the dequeue scheduling module of the present invention. This module is composed of FIFO and dispatching module controller. The FIFO is used to cache incoming network data packets, and the dequeue scheduling controller is responsible for reasonable scheduling of incoming network data packets.
如图6所示,为IP数据包格式。其中版本指当前使用的IP版本号,一共4位,0100表示IPV4,0110表示IPV6;首长指IP数据包协议头长度,表示协议头具有32位字长的数量;区分服务指上层协议对处理当前IP数据包所期望的服务质量;总长度指整个IP数据包字节长度;标识用于识别当前IP数据包;标志共3位,最低位控制分片,存在下一个分片置为1,否则置为0,中间位指出IP数据包是否可进行分片,第三位保留不适用;片偏移指与源数据包的起始端相关的数据位置;生存时间是一种计数器,在丢弃IP数据包的每个点值依次减1,直至减少到0;协议指在IP处理过程完成之后,有哪种上层协议接收导入的数据包;首部校验和帮助确保IP协议头的完整性;源地址指源主机IP地址;目的地址指目的主机IP地址;可选字段与填充用来支持排错、测量以及安全等措施;数据部分为IP数据包的数据部分。当网络数据包输入到分类解析模块后,根据IP数据包包头中区分服务字段中的前三位,即IP优先级字段,以及IP数据包总长度字段,将一个完整的IP数据包传输到相应的WRED模块。具体处理流程是,首先寄存IP数据包的IP优先级字段以及总长度字段,其中IP优先级字段共3位,可表示的十进制数为从0到7,当一个IP数据包IP优先级的值为0时,就将该IP数据包传输到WRED0模块,当一个IP数据包IP优先级的值为1时,就将该IP数据包传输到WRED1模块,以此类推,当一个IP数据包IP优先级的值为7时,就将该IP数据包传输到WRED7模块。每当传输一个IP数据包时,均根据总长度字段,传输一个完整的IP数据包。As shown in Figure 6, it is an IP packet format. The version refers to the currently used IP version number, a total of 4 digits, 0100 means IPV4, and 0110 means IPV6; the length of the IP packet protocol header indicates the number of 32-bit word length in the protocol header; DiffServ refers to the upper layer protocol for processing the current The expected quality of service of the IP data packet; the total length refers to the byte length of the entire IP data packet; the identifier is used to identify the current IP data packet; the flag has 3 bits in total, the lowest bit controls fragmentation, and the next fragment is set to 1, otherwise Set to 0, the middle bit indicates whether the IP data packet can be fragmented, and the third bit is not applicable; the fragment offset refers to the data position related to the beginning of the source data packet; the survival time is a kind of counter, when the IP data is discarded The value of each point of the packet is reduced by 1 in turn until it is reduced to 0; the protocol refers to which upper layer protocol receives the imported data packet after the IP processing process is completed; the header checksum helps ensure the integrity of the IP protocol header; the source address Refers to the IP address of the source host; the destination address refers to the IP address of the destination host; optional fields and padding are used to support troubleshooting, measurement and security measures; the data part is the data part of the IP packet. When the network data packet is input to the classification and analysis module, a complete IP data packet is transmitted to the corresponding The WRED module. The specific processing flow is to first register the IP priority field and the total length field of the IP data packet. The IP priority field has a total of 3 bits, and the decimal number that can be represented is from 0 to 7. When the value of the IP priority of an IP data packet When it is 0, the IP data packet is transmitted to the WRED0 module, when the IP priority value of an IP data packet is 1, the IP data packet is transmitted to the WRED1 module, and so on, when an IP data packet IP When the priority value is 7, the IP data packet is transmitted to the WRED7 module. Whenever an IP data packet is transmitted, a complete IP data packet is transmitted according to the total length field.
如图7所示,当有网络数据包传入到WRED模块后,获得队列模块反馈的队列长度,然后将队列长度与预先设置的队列上、下水线,队列上、下节点进行比较,从而得到丢包的概率。若队列长度大于或等于队列上水线,则丢包概率为1;若队列长度小于或等于队列下水线,则丢包概率为0;若队列长度在队列上水线与队列下水线之间,丢包概率在0与1之间,分为3种情况。若队列长度小于队列上水线,而大于队列上节点,则丢包概率为1/2;若队列长度小于或等于队列上节点,而大于或等于队列下节点,则丢包概率为1/4;若队列长度小于队列下节点,而大于队列下水线,则丢包概率为1/8。对IP数据包的丢包处理,即将IP数据包从WRED模块传输到队列模块时,在读出IP数据包的同时,将队列模块的写信号拉低,即实现了丢包处理。As shown in Figure 7, when a network data packet is transmitted to the WRED module, the queue length fed back by the queue module is obtained, and then the queue length is compared with the preset queue upper and lower watermarks, and the queue upper and lower nodes to obtain The probability of packet loss. If the queue length is greater than or equal to the queue upper waterline, the packet loss probability is 1; if the queue length is less than or equal to the queue lower waterline, the packet loss probability is 0; if the queue length is between the queue upper waterline and the queue lower waterline, The packet loss probability is between 0 and 1, divided into 3 situations. If the queue length is less than the queue upper watermark but greater than the queue upper node, the packet loss probability is 1/2; if the queue length is less than or equal to the queue upper node, but greater than or equal to the queue lower node, the packet loss probability is 1/4 ; If the queue length is less than the lower node of the queue but greater than the lower line of the queue, the packet loss probability is 1/8. Packet loss processing of IP data packets, that is, when the IP data packets are transmitted from the WRED module to the queue module, while reading the IP data packets, the write signal of the queue module is pulled down, that is, the packet loss processing is realized.
如图8所示,1/2概率随机数产生器电路由5个寄存器和1个异或逻辑门构成。复位时,将每个寄存器赋值,随后每个时钟输出的值,可以被看成随机的,且输出0和1的概率相同。As shown in Figure 8, the 1/2 probability random number generator circuit consists of 5 registers and 1 XOR logic gate. When resetting, each register is assigned a value, and then the value output by each clock can be regarded as random, and the probability of outputting 0 and 1 is the same.
如图9所示,1/4概率随机数产生器是由2个随机数产生器以及一个与门构成。2个随机数产生器所赋初值不同,所以可认为它们输出的值是不相关的,再连接一个与门后,其输出1的概率为1/4。As shown in Figure 9, the 1/4 probability random number generator is composed of two random number generators and an AND gate. The initial values assigned by the two random number generators are different, so it can be considered that their output values are irrelevant. After connecting an AND gate, the probability of outputting 1 is 1/4.
如图10所示,1/8概率随机数产生器是由3个随机数产生器以及3个与门构成。3个随机数产生器所赋初值不同,所以可认为它们输出的值是不相关的,再连接3个与门后,其输出1的概率为1/8。As shown in Figure 10, the 1/8 probability random number generator is composed of 3 random number generators and 3 AND gates. The initial values assigned by the three random number generators are different, so it can be considered that their output values are irrelevant. After connecting three AND gates, the probability of outputting 1 is 1/8.
当IP数据包经过WRED模块时,若被丢包处理,就不会被传输到队列模块;若不被丢包处理,就会被传输到队列模块。当有IP数据包进入队列模块后,队列模块起到对网络数据包缓存的作用,同时,实时监测队列中数据的长度,反馈给WRED模块。When the IP data packet passes through the WRED module, if it is processed by packet loss, it will not be transmitted to the queue module; if it is not processed by packet loss, it will be transmitted to the queue module. When an IP data packet enters the queue module, the queue module acts as a buffer for network data packets, and at the same time monitors the length of the data in the queue in real time and feeds it back to the WRED module.
当有队列非空时,出队调度模块将按一定的顺序以及权重为不同的队列服务,优先级越高的队列优先传输数据并且被分配传输数据权重越大。并且,本发明使用基于轮询与权重的双层仲裁算法,所以就保证了网络数据包传输的公平性。When there is a queue that is not empty, the dequeue scheduling module will serve different queues in a certain order and weight. The queue with the higher priority will transmit data first and the assigned transmission data weight will be greater. Moreover, the present invention uses a two-layer arbitration algorithm based on round robin and weight, so the fairness of network data packet transmission is guaranteed.
以上是本发明的较佳实施例,凡依本发明技术方案所作的改变,所产生的功能作用未超出本发明技术方案的范围时,均属于本发明的保护范围。The above are the preferred embodiments of the present invention, and all changes made according to the technical solution of the present invention, when the functional effect produced does not exceed the scope of the technical solution of the present invention, all belong to the protection scope of the present invention.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710395540.8A CN107426111A (en) | 2017-05-27 | 2017-05-27 | Hardware achievable jamming control method and device based on wred algorithm |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710395540.8A CN107426111A (en) | 2017-05-27 | 2017-05-27 | Hardware achievable jamming control method and device based on wred algorithm |
Publications (1)
Publication Number | Publication Date |
---|---|
CN107426111A true CN107426111A (en) | 2017-12-01 |
Family
ID=60429309
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710395540.8A Pending CN107426111A (en) | 2017-05-27 | 2017-05-27 | Hardware achievable jamming control method and device based on wred algorithm |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107426111A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108600118A (en) * | 2018-03-30 | 2018-09-28 | 新华三技术有限公司 | Message processing method, device and electronic equipment |
CN116028398A (en) * | 2022-11-01 | 2023-04-28 | 中科计算技术西部研究院 | Interconnection network arbitration system, device, method and storage medium |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1964310A (en) * | 2005-11-09 | 2007-05-16 | 中兴通讯股份有限公司 | Packet discarding system and method of IP network |
CN101075963A (en) * | 2007-07-02 | 2007-11-21 | 中兴通讯股份有限公司 | Method and device for controlling dynamically based on network QoS |
CN101714947A (en) * | 2009-10-30 | 2010-05-26 | 清华大学 | Extensible full-flow priority dispatching method |
CN101984608A (en) * | 2010-11-18 | 2011-03-09 | 中兴通讯股份有限公司 | Method and system for preventing message congestion |
US20130235725A1 (en) * | 2008-06-09 | 2013-09-12 | Juniper Networks, Inc. | Pseudo-relative mode wred/tail drop mechanism |
CN105721332A (en) * | 2014-12-03 | 2016-06-29 | 深圳市中兴微电子技术有限公司 | Congestion control method and device based on improved WRED |
-
2017
- 2017-05-27 CN CN201710395540.8A patent/CN107426111A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1964310A (en) * | 2005-11-09 | 2007-05-16 | 中兴通讯股份有限公司 | Packet discarding system and method of IP network |
CN101075963A (en) * | 2007-07-02 | 2007-11-21 | 中兴通讯股份有限公司 | Method and device for controlling dynamically based on network QoS |
US20130235725A1 (en) * | 2008-06-09 | 2013-09-12 | Juniper Networks, Inc. | Pseudo-relative mode wred/tail drop mechanism |
CN101714947A (en) * | 2009-10-30 | 2010-05-26 | 清华大学 | Extensible full-flow priority dispatching method |
CN101984608A (en) * | 2010-11-18 | 2011-03-09 | 中兴通讯股份有限公司 | Method and system for preventing message congestion |
CN105721332A (en) * | 2014-12-03 | 2016-06-29 | 深圳市中兴微电子技术有限公司 | Congestion control method and device based on improved WRED |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108600118A (en) * | 2018-03-30 | 2018-09-28 | 新华三技术有限公司 | Message processing method, device and electronic equipment |
CN108600118B (en) * | 2018-03-30 | 2022-09-09 | 新华三技术有限公司 | Message processing method and device and electronic equipment |
CN116028398A (en) * | 2022-11-01 | 2023-04-28 | 中科计算技术西部研究院 | Interconnection network arbitration system, device, method and storage medium |
CN116028398B (en) * | 2022-11-01 | 2023-10-31 | 中科计算技术西部研究院 | An interconnection network arbitration system, device, method and storage medium |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11374858B2 (en) | Methods and systems for directing traffic flows based on traffic flow classifications | |
US9755947B2 (en) | Hierarchical self-organizing classification processing in a network switch | |
US11818022B2 (en) | Methods and systems for classifying traffic flows based on packet processing metadata | |
EP3085036B1 (en) | Increasing packet process rate in a network device | |
US9864633B2 (en) | Network processor having multicasting protocol | |
US9485200B2 (en) | Network switch with external buffering via looparound path | |
US9300597B2 (en) | Statistics module for network processors in virtual local area networks | |
CN108243116B (en) | Flow control method and switching equipment | |
US9674102B2 (en) | Methods and network device for oversubscription handling | |
WO2012065477A1 (en) | Method and system for avoiding message congestion | |
WO2011120467A2 (en) | Message order-preserving processing method, order-preserving coprocessor and network equipment | |
CN116114233A (en) | Automatic Flow Management | |
CN117176486A (en) | network information transmission system | |
Hu et al. | Load balancing with multi-level signals for lossless datacenter networks | |
CN113542148B (en) | Message aggregation method and device, network card and readable storage medium | |
TWI323108B (en) | Powerful and expandable pipeline architecture for a network device | |
WO2016082603A1 (en) | Scheduler and dynamic multiplexing method for scheduler | |
WO2018000820A1 (en) | Method and device for queue management | |
CN104869077B (en) | Token transfer control method and system | |
CN107426111A (en) | Hardware achievable jamming control method and device based on wred algorithm | |
CN100499516C (en) | Packet-switcher flow monitoring and inquiry method and line card picker | |
US7516364B2 (en) | Method for testing network devices using breakpointing | |
CN106230660B (en) | The method and device of sFlow sampling | |
Leira et al. | Multimedia flow classification at 10 Gbps using acceleration techniques on commodity hardware | |
Meenakshi et al. | An efficient sorting techniques for priority queues in high-speed networks |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20171201 |