[go: up one dir, main page]

CN107329417A - A kind of microcontroller and its input and output pin mapping circuit - Google Patents

A kind of microcontroller and its input and output pin mapping circuit Download PDF

Info

Publication number
CN107329417A
CN107329417A CN201610280683.XA CN201610280683A CN107329417A CN 107329417 A CN107329417 A CN 107329417A CN 201610280683 A CN201610280683 A CN 201610280683A CN 107329417 A CN107329417 A CN 107329417A
Authority
CN
China
Prior art keywords
module
input
output
control
mapping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610280683.XA
Other languages
Chinese (zh)
Other versions
CN107329417B (en
Inventor
万上宏
叶媲舟
黎冰
涂柏生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHENZHEN BOJUXING INDUSTRIAL DEVELOPMENT Co Ltd
Original Assignee
SHENZHEN BOJUXING INDUSTRIAL DEVELOPMENT Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHENZHEN BOJUXING INDUSTRIAL DEVELOPMENT Co Ltd filed Critical SHENZHEN BOJUXING INDUSTRIAL DEVELOPMENT Co Ltd
Priority to CN201610280683.XA priority Critical patent/CN107329417B/en
Publication of CN107329417A publication Critical patent/CN107329417A/en
Application granted granted Critical
Publication of CN107329417B publication Critical patent/CN107329417B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/04Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • G05B19/0423Input/output
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/20Pc systems
    • G05B2219/21Pc I-O input output
    • G05B2219/21119Circuit for signal adaption, voltage level shift, filter noise
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Logic Circuits (AREA)
  • Microcomputers (AREA)

Abstract

The invention belongs to field of circuit technology, there is provided a kind of microcontroller and its input and output pin mapping circuit.In the present invention, control information memory module receives and stores control information, and send control information to decoder module, decoder module is decoded to control information and exports the first control signal to map pins module, and the second control signal that map pins module is exported according to the control end of the first control signal and functional module is by multiple input and output pins of multiple inputs of functional module and multiple output end correspondence mappings to pin interface module.The input and output pin mapping circuit can produce different map pins relations according to the difference of control signal, therefore can make microcontroller specific function input and output pin location following control signal change and change, solve because MCU specific function input and output pin position is fixed and cause the volume of printed circuit board (PCB) be difficult to diminution the problem of.

Description

A kind of microcontroller and its input and output pin mapping circuit
Technical field
The invention belongs to field of circuit technology, more particularly to a kind of microcontroller and its input and output pin mapping Circuit.
Background technology
During microcontroller (Microcontroller Unit, MCU) is various electronic products, industrial control system A variety of functional units, wherein function list are generally comprised inside indispensable circuit control core unit, MCU Member can be timer counter unit, PWM generation units, infrared coding unit or infrared decoding unit etc., incite somebody to action The a variety of functional units referred to as functional module included inside MCU.In order to meet the need of different application occasion Ask, for different electronic products MCU inside have different functional modules, functional module it is multiple defeated Enter pin and multiple output pins are respectively mapped on MCU different input and output pins, form MCU's Specific function input and output pin.For wearable device, it requires that the volume of printed circuit board (PCB) is the smaller the better, The layout of wiring and device on printed circuit board (PCB) directly affects the volume of printed circuit board (PCB), and MCU spy The position of distinguished service energy input and output pin is to influence the key factor of wiring and device layout on printed circuit board (PCB) One of.But for existing MCU, the position of its specific function input and output pin is solid on MCU It is fixed, generally for avoid on MCU some specific function input and output pins with printed circuit board (PCB) other Line between device intersects, and the spacing between extension connecting line or increase MCU and other devices of having to, Therefore, this volume that will be difficult to diminution printed circuit board (PCB).Therefore, prior art exists special because of MCU Function input and output pin position fix and so that the volume of printed circuit board (PCB) be difficult to reduce the problem of.
The content of the invention
It is an object of the invention to provide a kind of input and output pin mapping circuit, it is intended to solves prior art and deposits Because MCU specific function input and output pin position is fixed and so that the volume of printed circuit board (PCB) is difficult to The problem of diminution.
The present invention is achieved in that a kind of input and output pin mapping circuit of microcontroller, the input Output pin mapping circuit is built in the microcontroller, and the input and output pin mapping circuit includes control Information storage module processed, decoder module and map pins module.
The control information memory module receives the control information transmitted by outside the microcontroller, the control The output end of information storage module processed is connected with the input of the decoder module, the decoder module it is defeated Go out end with the first control end of the map pins module to be connected, the second control of the map pins module End is connected with the control end of functional module in the microcontroller, multiple connections of the map pins module End is connected with the multiple inputs and multiple output ends of the functional module respectively, the map pins module Multiple input and output pins of multiple mapping ends respectively with pin interface module in the microcontroller be connected Connect.
The control information memory module stores the control information, and the control information is sent to described Decoder module, the decoder module is decoded to the control information and exports the first control signal to described Map pins module, the map pins module is according to the control of first control signal and the functional module The second control signal that end processed is exported is reflected multiple inputs of the functional module are corresponding with multiple output ends It is incident upon multiple input and output pins of the pin interface module.
Another object of the present invention, which also resides in offer, a kind of includes the micro-control of above-mentioned input and output pin mapping circuit Device processed.
In the present invention, input and output pin mapping circuit is built in microcontroller, and including control information Memory module, decoder module and map pins module.Control information memory module receives and stores microcontroller Control information transmitted by outside, and decoder module is sent control information to, decoder module is to control information Decoded and export the first control signal to map pins module, map pins module is believed according to the first control Number and functional module the second control signal for exporting of control end by multiple inputs of functional module and multiple defeated Go out to hold correspondence mappings to multiple input and output pins of pin interface module.The input and output pin mapping circuit Different map pins relations can be produced according to the difference of control signal, therefore the special of microcontroller can be made The change of the location following control signal of function input and output pin and change, it is special because of MCU to solve Function input and output pin position fix and so that the volume of printed circuit board (PCB) be difficult to reduce the problem of.
Brief description of the drawings
Fig. 1 is the structural representation of input and output pin mapping circuit provided in an embodiment of the present invention;
Fig. 2 is the structural representation for the input and output pin mapping circuit that another embodiment of the present invention is provided;
Fig. 3 is the structural representation for the input and output pin mapping circuit that another embodiment of the present invention is provided.
Embodiment
In order to make the purpose , technical scheme and advantage of the present invention be clearer, below in conjunction with accompanying drawing and reality Example is applied, the present invention will be described in further detail.It should be appreciated that specific embodiment described herein is only Only to explain the present invention, it is not intended to limit the present invention.
Fig. 1 shows the structure of input and output pin mapping circuit provided in an embodiment of the present invention, for the ease of Illustrate, illustrate only the part related to the embodiment of the present invention, details are as follows:
Input and output pin mapping circuit is built in microcontroller, and input and output pin mapping circuit includes control Information storage module 100 processed, decoder module 200 and map pins module 300.
Control information memory module 100 receives the control information transmitted by outside microcontroller, and control information is deposited The output end of storage module 100 is connected with the input of decoder module 200, the output end of decoder module 200 Be connected with the first control end of map pins module 300, the second control end of map pins module 300 with The control end of functional module 10 is connected in microcontroller, multiple connection ends difference of map pins module 300 It is connected with the multiple inputs and multiple output ends of functional module 10, the multiple of map pins module 300 are reflected Multiple input and output pins of the end respectively with pin interface module 20 in microcontroller are penetrated to be connected.
Control information memory module 100 stores control information, and sends control information to decoder module 200, Decoder module 200 is decoded to control information and exports the first control signal to map pins module 300, The second control that map pins module 300 is exported according to the control end of the first control signal and functional module 10 Signal is by multiple inputs of functional module 10 and multiple output end correspondence mappings to pin interface module 20 Multiple input and output pins.
Specifically, pin interface module 20 is universal input/output (General Purpose in microcontroller Input Output, GPIO) module.Functional module 10 is multiple functional units included in microcontroller General name, wherein functional unit can be timer counter unit, PWM generation units, watchdog unit, red Outer coding unit or infrared decoding unit etc., multiple inputs of functional module 10 are the defeated of multiple functional units Enter the summation at end, multiple output ends of functional module 10 are the summation of the output end of multiple functional units.
Specifically, microcontroller outside transmitted by control information by the burning interface of microcontroller transmit to Control information memory module 100;100 pairs of control information received of control information memory module are stored And it is forwarded to decoder module 200;Decoder module 200 is parsed to control information, and will parse what is obtained First control signal is sent to map pins module 300, wherein, the first control signal is used for control function mould The mapping relations of multiple inputs of block 10 respectively between multiple input and output pins of pin interface module 20, And multiple input and output of the multiple output ends of control function module 10 respectively with pin interface module 20 are drawn Mapping relations between pin;The control end of functional module 10 exports the second control signal to map pins module 300, Wherein, the second control signal is used to select the multiple output ends mapped on same input and output pin, Functional module 10 is only mapped with each input and output pin to ensure each moment pin interface module 20 An output end.When control information transmitted by outside the microcontroller changes or functional module 10 The second control signal for being exported of control end when changing, multiple inputs of functional module 10 and multiple Mapping relations of the output end respectively between multiple input and output pins of pin interface module 20 change.
As one embodiment of the invention, as shown in Fig. 2 control information memory module 100 includes programming unit 101 and memory cell 102;Programming unit 101 receives the control information transmitted by outside microcontroller, programming The output end of unit 101 is connected with the input of memory cell 102, and the output end of memory cell 102 is The output end of control information memory module 100.
Control information is programmed to memory cell 102, the storage control letter of memory cell 102 by programming unit 101 Cease and send control information to decoder module 200.
Specifically, control information is programmed to by programming unit 101 according to the sequential required by memory cell 102 Memory cell 102.Memory cell 102 is nonvolatile memory, is deposited in the case where microcontroller is powered off The content stored in storage unit 102 is not lost.
As one embodiment of the invention, as shown in Fig. 2 map pins module 300 maps including input pin Unit 301 and output pin map unit 302.
Multiple connection ends of input pin map unit 301 and multiple connections of output pin map unit 302 End collectively constitutes multiple connection ends of map pins module 300, multiple companies of input pin map unit 301 Connect end respectively with multiple inputs of functional module 10 to be connected, multiple companies of output pin map unit 302 End is connect respectively with multiple output ends of functional module 10 to be connected;The multiple of input pin map unit 301 are reflected Penetrate the multiple mappings for holding multiple mapping ends with output pin map unit 302 to be map pins module 300 End;The control end of input pin map unit 301 is the first control end of map pins module 300, output The first control end and the second control end of map pins unit 302 are respectively the first of map pins module 300 Control end and the second control end.
As one embodiment of the invention, as shown in figure 3, input pin map unit 301 includes multiple multichannels Selector Q.
Each MUX Q control end connects the control end to form input pin map unit 301 altogether, often Individual MUX Q multiple inputs are multiple mapping ends of input pin map unit 301, Mei Geduo Road selector Q output end is a connection end of input pin map unit 301.
Specifically, MUX Q number is identical with the number of the input of functional module 10, each MUX Q output end is connected with an input of functional module 10, each MUX Q The first control signal for being exported by decoder module 200 of control signal, each MUX Q is according to Some input and output pin in one control signal selection pin interface module 20 is defeated with MUX Q's Go out end to be connected, i.e., select some input and output pin corresponding to functional module 10 according to the first control signal Input between form mapping relations.When the first control signal changes, pin interface module 20 Multiple input and output pins and functional module 10 multiple inputs between mapping relations also change.
As one embodiment of the invention, as shown in figure 3, output pin map unit 302 includes multiple mappings Subelement (Z1~Zn).First control of each mapping subelement in multiple mapping subelements (Z1~Zn) End processed connects the first control end to form output pin map unit 302 altogether, the second control of each mapping subelement End processed connects the second control end to form output pin map unit 302 altogether, multiple companies of each mapping subelement Multiple connection ends of the end for output pin map unit 302 are connect, the mapping end of each mapping subelement is output One mapping end of map pins unit 302.
Specifically, the input and output of the number and pin interface module 20 of multiple mapping subelements (Z1~Zn) The number of pin is identical.
As shown in figure 3, the structure of each mapping subelement in multiple mapping subelements (Z1~Zn) is identical, And each mapping subelement includes the first MUX Q1 and the second MUX Q2;
First MUX Q1 control end and the second MUX Q2 control end are respectively mapping The first control end and the second control end of unit, the first MUX Q1 multiple inputs are mapping Multiple connection ends of unit, the first MUX Q1 output end and the first of the second MUX Q2 Input is connected, an input and the second multichannel in the first MUX Q1 multiple inputs Selector Q2 the second input is connected, and the second MUX Q2 output end is mapping subelement Map end.
Specifically, the input and the second multichannel in the first MUX Q1 multiple inputs are selected The second input for selecting device Q2 is connected, wherein, specifically chosen first MUX Q1 multiple inputs End which of input be connected with the second MUX Q2 the second input, can by user according to Demand unrestricted choice.One input of the second MUX Q2 output end and pin interface module 20 is defeated Go out pin to be connected.
The operation principle of each mapping subelement is identical, and specific operation principle is:First MUX Q1 An output end and the first multichannel in multiple output ends of the first control signal selection function module 10 Selector Q1 output end is connected, i.e. an output end in multiple output ends of selection function module 10 It is connected with the second MUX Q2 first input end, the second MUX Q2 is according to the second control Its first input end of signal behavior or the second input are connected with its output end, i.e. selection function module 10 Multiple output ends in an output end map on an input and output pin of pin interface module 20.
Application advantage based on above-mentioned input and output pin mapping circuit in the microcontroller, the present invention is also provided It is a kind of to include the microcontroller of above-mentioned input and output pin mapping circuit.
In the present invention, control information memory module is received and stores control information, and control information is sent To decoder module, decoder module is decoded to control information and exports the first control signal to map pins mould Block, the second control signal that map pins module is exported according to the control end of the first control signal and functional module Multiple inputs of multiple inputs of functional module and multiple output end correspondence mappings to pin interface module are defeated Go out pin.The input and output pin mapping circuit can produce different pins and reflect according to the difference of control signal Relation is penetrated, therefore the change of the location following control signal of the specific function input and output pin of microcontroller can be made Change and change, solve because MCU specific function input and output pin position is fixed and causes printed circuit The problem of volume of plate is difficult to reduce.
The foregoing is merely illustrative of the preferred embodiments of the present invention, is not intended to limit the invention, all in this hair Any modifications, equivalent substitutions and improvements made within bright spirit and principle etc., should be included in the present invention Protection domain within.

Claims (7)

1. in a kind of input and output pin mapping circuit of microcontroller, the input and output pin mapping circuit It is placed in the microcontroller, it is characterised in that the input and output pin mapping circuit includes control information Memory module, decoder module and map pins module;
The control information memory module receives the control information transmitted by outside the microcontroller, the control The output end of information storage module processed is connected with the input of the decoder module, the decoder module it is defeated Go out end with the first control end of the map pins module to be connected, the second control of the map pins module End is connected with the control end of functional module in the microcontroller, multiple connections of the map pins module End is connected with the multiple inputs and multiple output ends of the functional module respectively, the map pins module Multiple input and output pins of multiple mapping ends respectively with pin interface module in the microcontroller be connected Connect;
The control information memory module stores the control information, and the control information is sent to described Decoder module, the decoder module is decoded to the control information and exports the first control signal to described Map pins module, the map pins module is according to the control of first control signal and the functional module The second control signal that end processed is exported is reflected multiple inputs of the functional module are corresponding with multiple output ends It is incident upon multiple input and output pins of the pin interface module.
2. input and output pin mapping circuit as claimed in claim 1, it is characterised in that the pin reflects Penetrating module includes input pin map unit and output pin map unit;
Multiple connection ends of the input pin map unit and multiple connections of the output pin map unit End collectively constitutes multiple connection ends of the map pins module, multiple companies of the input pin map unit Connect end be connected respectively with multiple inputs of the functional module, the output pin map unit it is multiple Connection end is connected with multiple output ends of the functional module respectively;The input pin map unit it is many Individual mapping end and multiple mapping ends of the output pin map unit are the multiple of the map pins module Map end;The control end of the input pin map unit is the first control end of the map pins module, The first control end and the second control end of the output pin map unit are respectively the map pins module First control end and the second control end.
3. input and output pin mapping circuit as claimed in claim 2, it is characterised in that the input is drawn Pin map unit includes multiple MUXs;
The control end of each MUX connects the control end to form the input pin map unit altogether, Multiple inputs of each MUX are multiple mapping ends of the input pin map unit, often The output end of the individual MUX is a connection end of the input pin map unit.
4. input and output pin mapping circuit as claimed in claim 2, it is characterised in that the output is drawn Pin map unit includes multiple mapping subelements;
First control end of each mapping subelement connects to form the first of the output pin map unit altogether Control end, the second control end of each mapping subelement connects to form the output pin map unit altogether Second control end, multiple connection ends of each mapping subelement are many of the output pin map unit Individual connection end, the mapping end of each mapping subelement is a mapping of the output pin map unit End.
5. input and output pin mapping circuit as claimed in claim 4, it is characterised in that reflected described in each The structure for penetrating subelement is identical, and each mapping subelement includes the first MUX and the second multichannel Selector;
The control end of first MUX and the control end of second MUX are respectively described The first control end and the second control end of subelement are mapped, multiple inputs of first MUX are Multiple connection ends of the mapping subelement, the output end of first MUX and second multichannel The first input end of selector is connected, an input in multiple inputs of first MUX End is connected with the second input of second MUX, the output end of second MUX For the mapping end of the mapping subelement.
6. input and output pin mapping circuit as claimed in claim 1, it is characterised in that the control letter Ceasing memory module includes programming unit and memory cell;The programming unit receives institute outside the microcontroller The control information of transmission, the output end of the programming unit is connected with the input of the memory cell, institute The output end for stating memory cell is the output end of the control information memory module;
The control information is programmed to the memory cell by the programming unit, and the memory cell stores institute State control information and send the control information to the decoder module.
7. a kind of microcontroller, it is characterised in that the microcontroller includes any one of claim 1 to 6 Described input and output pin mapping circuit.
CN201610280683.XA 2016-04-28 2016-04-28 Microcontroller and input/output pin mapping circuit thereof Active CN107329417B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610280683.XA CN107329417B (en) 2016-04-28 2016-04-28 Microcontroller and input/output pin mapping circuit thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610280683.XA CN107329417B (en) 2016-04-28 2016-04-28 Microcontroller and input/output pin mapping circuit thereof

Publications (2)

Publication Number Publication Date
CN107329417A true CN107329417A (en) 2017-11-07
CN107329417B CN107329417B (en) 2023-08-15

Family

ID=60193103

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610280683.XA Active CN107329417B (en) 2016-04-28 2016-04-28 Microcontroller and input/output pin mapping circuit thereof

Country Status (1)

Country Link
CN (1) CN107329417B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112037497A (en) * 2020-09-16 2020-12-04 深圳市爱尚智联科技有限公司 Bluetooth BLE and infrared integrated remote control assembly and remote control method
CN113986799A (en) * 2021-11-12 2022-01-28 上海威固信息技术股份有限公司 Digital pin dynamic multiplexing method and device based on FPGA
CN119051647A (en) * 2024-11-01 2024-11-29 无锡中微爱芯电子有限公司 Mapping method of input/output function and pins in chip

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020108006A1 (en) * 2000-10-26 2002-08-08 Warren Snyder Microcontroller programmable system on a chip
CN1525561A (en) * 2003-08-29 2004-09-01 北京中星微电子有限公司 Chip having input and output terminal configurable function and method thereof
US6825689B1 (en) * 2000-10-26 2004-11-30 Cypress Semiconductor Corporation Configurable input/output interface for a microcontroller
CN101136005A (en) * 2007-09-29 2008-03-05 中兴通讯股份有限公司 Terminal chip pin multiplexing device
CN101378617A (en) * 2007-08-30 2009-03-04 盛群半导体股份有限公司 Device for dynamically configuring chip pin function
CN101625889A (en) * 2009-07-29 2010-01-13 深圳国微技术有限公司 Memory with redefined pins and protection method thereof
US20110260752A1 (en) * 2010-04-27 2011-10-27 Sebastien Jouin General purpose input/output pin mapping
CN103745050A (en) * 2013-12-27 2014-04-23 北京亚科鸿禹电子有限公司 Pin mapping method and system
CN103891146A (en) * 2012-03-08 2014-06-25 罗德施瓦兹两合股份有限公司 Semiconductor circuit with electrical connections having multiple signal or potential assignments
CN104011697A (en) * 2011-09-27 2014-08-27 密克罗奇普技术公司 Virtual general purpose input/output for a microcontroller
CN105279051A (en) * 2014-06-25 2016-01-27 深圳市中兴微电子技术有限公司 Method and device for realizing multiplexing pin
CN205594383U (en) * 2016-04-28 2016-09-21 深圳市博巨兴实业发展有限公司 Microcontroller and input/output pin mapping circuit thereof

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020108006A1 (en) * 2000-10-26 2002-08-08 Warren Snyder Microcontroller programmable system on a chip
US6825689B1 (en) * 2000-10-26 2004-11-30 Cypress Semiconductor Corporation Configurable input/output interface for a microcontroller
CN1525561A (en) * 2003-08-29 2004-09-01 北京中星微电子有限公司 Chip having input and output terminal configurable function and method thereof
CN101378617A (en) * 2007-08-30 2009-03-04 盛群半导体股份有限公司 Device for dynamically configuring chip pin function
CN101136005A (en) * 2007-09-29 2008-03-05 中兴通讯股份有限公司 Terminal chip pin multiplexing device
CN101625889A (en) * 2009-07-29 2010-01-13 深圳国微技术有限公司 Memory with redefined pins and protection method thereof
US20110260752A1 (en) * 2010-04-27 2011-10-27 Sebastien Jouin General purpose input/output pin mapping
CN104011697A (en) * 2011-09-27 2014-08-27 密克罗奇普技术公司 Virtual general purpose input/output for a microcontroller
CN103891146A (en) * 2012-03-08 2014-06-25 罗德施瓦兹两合股份有限公司 Semiconductor circuit with electrical connections having multiple signal or potential assignments
CN103745050A (en) * 2013-12-27 2014-04-23 北京亚科鸿禹电子有限公司 Pin mapping method and system
CN105279051A (en) * 2014-06-25 2016-01-27 深圳市中兴微电子技术有限公司 Method and device for realizing multiplexing pin
CN205594383U (en) * 2016-04-28 2016-09-21 深圳市博巨兴实业发展有限公司 Microcontroller and input/output pin mapping circuit thereof

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112037497A (en) * 2020-09-16 2020-12-04 深圳市爱尚智联科技有限公司 Bluetooth BLE and infrared integrated remote control assembly and remote control method
CN113986799A (en) * 2021-11-12 2022-01-28 上海威固信息技术股份有限公司 Digital pin dynamic multiplexing method and device based on FPGA
CN113986799B (en) * 2021-11-12 2023-11-03 上海威固信息技术股份有限公司 FPGA-based digital pin dynamic multiplexing method and device
CN119051647A (en) * 2024-11-01 2024-11-29 无锡中微爱芯电子有限公司 Mapping method of input/output function and pins in chip

Also Published As

Publication number Publication date
CN107329417B (en) 2023-08-15

Similar Documents

Publication Publication Date Title
US7747804B2 (en) Method and system for setting addresses for slave devices in data communication
CN102495565A (en) Phased array radar antenna beam control device
CN207352398U (en) General digital input/output multiplexing circuit and input/output control device
CN109768970A (en) It is a kind of based on configurable puppy parc generation method
CN103098039B (en) High-speed peripheral device interconnection bus port collocation method and equipment
CN103500154A (en) Serial bus interface chip, serial bus transmission system and method
CN103530261A (en) Circuit and management method for access to multiple slaves having same I2C address
CN102609376A (en) Serial bus memory, serial bus transmission system and method
CN103401955B (en) A kind of vehicle bus device address collocation method and device
CN107577630A (en) A kind of expansion module automatic addressing system
CN107329417A (en) A kind of microcontroller and its input and output pin mapping circuit
CN102081586A (en) Multiple I2C (Inter-IC) slot circuit system and method for transmitting I2C signal
CN109407574B (en) Multi-bus selectable output control device and method thereof
CN108304339B (en) Serial port expansion circuit of dynamic management and control system and working method thereof
CN205594383U (en) Microcontroller and input/output pin mapping circuit thereof
CN104102184A (en) Control system
CN110850128A (en) On-site automatic test system bus for marine instruments
CN205608716U (en) Multiunit optical module communication interface switching circuit
CN107153376A (en) A kind of electronic controller
CN201556201U (en) Configurable serial communication device
CN210804414U (en) Circuit with reusable communication interface
CN209015139U (en) A kind of I2C bus circuit, chip and system
CN202948445U (en) Universal serial bus (USB) interface expansion circuit
CN113848794A (en) Configurable remote I/O module based on CANopen
CN114338354A (en) Wiegand communication line self-recovery device for entrance guard reading head

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information
CB02 Change of applicant information

Address after: 518000 Shenzhen Nanshan District, Guangdong Province, Guangdong Province, Yuehai Street High-tech Zone Community Science and Technology South Road 18 Shenzhen Bay Science and Technology Eco-Park 12 Skirt Building 732

Applicant after: Shenzhen Bojuxing Microelectronics Technology Co.,Ltd.

Address before: 518000 Shenzhen City, Nanshan District Province, a new high tech park, No. 1,, new materials, building D, room four, building

Applicant before: SHENZHEN BOJUXING INDUSTRIAL DEVELOPMENT Co.,Ltd.

GR01 Patent grant
GR01 Patent grant