CN107291140A - A kind of power regulation system - Google Patents
A kind of power regulation system Download PDFInfo
- Publication number
- CN107291140A CN107291140A CN201710703956.1A CN201710703956A CN107291140A CN 107291140 A CN107291140 A CN 107291140A CN 201710703956 A CN201710703956 A CN 201710703956A CN 107291140 A CN107291140 A CN 107291140A
- Authority
- CN
- China
- Prior art keywords
- pmos
- module
- input
- nmos tube
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005611 electricity Effects 0.000 claims description 11
- 230000001105 regulatory effect Effects 0.000 abstract description 11
- 238000000034 method Methods 0.000 description 7
- 101150110971 CIN7 gene Proteins 0.000 description 6
- 101100286980 Daucus carota INV2 gene Proteins 0.000 description 6
- 101150110298 INV1 gene Proteins 0.000 description 6
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 description 6
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 description 6
- 230000015556 catabolic process Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is DC
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices
- G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
- G05F1/567—Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor for temperature compensation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Electronic Switches (AREA)
Abstract
The invention provides a kind of power regulation system, system includes：The input connection input power of power supply adjustment module, output end connection out-put supply, the input of shut-off module are connected with the input of reference voltage module；Turn off the output end of the outside cut-off signals of input connection, input power and the power supply adjustment module of module, the input of output end connection power supply adjustment module and reference voltage module；The output end of reference voltage module connects the input of power supply adjustment module；Power supply adjustment module input connection input power, shut-off module and reference voltage module, output end is out-put supply.The power regulation system that the present invention is provided, by way of the cascade of two level power supply adjustment modules, realize when input supply voltage is constant higher than out-put supply when setting voltage for setting voltage, when input supply voltage is less than voltage is set higher than power source regulating circuit operating voltage, output supply voltage is input supply voltage.
Description
Technical field
The invention belongs to and power supply regulation technology field, more particularly to a kind of power regulation system.
Background technology
In the prior art, power source regulating circuit, is typically placed in by before electric unit, its operation principle is as follows：Input power
After the upper electricity of VIN, the first regulation branch road flows through electric current, is acted on by current mirror, and exit point position is constantly raised；Now, if VIN
Voltage is less than output voltage, then the current potential of the first regulation branch road finally surely arrives VIN voltages, and out-put supply VCC voltages are VCC=
VIN-VTHN；If VIN voltage is more than VBV, D2 negative electrodes terminal potential is clamped down on as VBV, and out-put supply VCC voltages are VCC=
VBV-VTHN.Wherein VTHN is the threshold voltage of MN12 pipes.By above-mentioned analysis, it is higher than Zener in input supply voltage
During pipe breakdown voltage, the circuit output supply voltage changes with Zener breakdown voltage and NMOS tube threshold voltage variation；
When input supply voltage is less than Zener breakdown voltage, output supply voltage is that input supply voltage subtracts a NMOS tube threshold value
Voltage, this require input supply voltage must than the high NMOS pipe of operating voltage by electric unit threshold voltage ability
Ensure by electric unit normal work, be substantially reduced the application of power source regulating circuit.
The content of the invention
It is an object of the invention to provide a kind of power regulation system, by way of the cascade of two level power supply adjustment modules,
To reach when input supply voltage is constant higher than output supply voltage when setting voltage to set voltage, when input supply voltage is low
When setting voltage to be higher than power source regulating circuit operating voltage, output supply voltage follows input supply voltage；When outside shut-off
When signal is less than a threshold value, the present invention can close most of power consuming units of power source regulating circuit, so as to reduce power supply regulation electricity
The shut-off power consumption on road, realizes lower power consumption.
In order to achieve the above object, the invention provides a kind of power regulation system, the system includes：Adjusted including power supply
Save module, shut-off module, power supply adjustment module and reference voltage module；The input connection input electricity of the power supply adjustment module
Source, output end connection out-put supply, the input of the shut-off module are connected with the input of the reference voltage module；It is described
The output end of the outside cut-off signals of input connection, input power and the power supply adjustment module of module is turned off, output end connects
Connect the input of the power supply adjustment module and the reference voltage module；The output end connection power supply of the reference voltage module is adjusted
Save the input of module；The power supply adjustment module input connection input power, the shut-off module and the reference voltage
Module, output end is out-put supply.
It is preferred that, the power supply adjustment module includes the first NMOS tube MN0, the second PMOS MP1 and the 3rd PMOS
MP2, the second NMOS tube MN1, first resistor R0, the first Zener D0；
It is preferred that, second NMOS tube MN1 of the terminations of first resistor R0 mono- grid end, the second NMOS tube MN1 drain terminal, shut-off mould
Reference voltage in block and second source adjustment module, another the second PMOS of termination MP1 grid end, the second PMOS MP1
The grid end of drain terminal and the 3rd PMOS MP2；Second NMOS tube MN1 source ground connection；3rd PMOS MP2 source connects input electricity
Source；
It is preferred that, the second PMOS MP1 source connects input power；First NMOS tube MN0 drain terminal connects input power, first
NMOS tube MN0 sources connect out-put supply, the reference voltage module in second source adjustment module, reference voltage module and the second electricity
Source module output end, grid end connects the first Zener D0 cathode terminal and the 3rd PMOS MP2 drain terminal；First Zener D0 anodes
End ground connection, negative electrode terminates the first NMOS tube MN0 grid end and the 3rd PMOS MP2 drain terminal.
It is preferred that, the shut-off module includes the 4th NMOS tube MN3, the 5th NMOS tube MN4, the 6th NMOS tube MN5, the 7th
NMOS tube MN6, the 3rd PMOS MP2, the 4th PMOS MP3, the 5th PMOS MP4, the 4th resistance R3, the second Zener D1,
First phase inverter INV1, the second phase inverter INV2；
It is preferred that, the 7th NMOS tube MN6 drain terminals connect input cut-off signals, and grid end connects out-put supply, and it is anti-phase that source connects first
One end of device INV1 inputs and the 4th resistance R3；The other end ground connection of the 4th resistance R3；The first phase inverter INV1
The grid end of output the second phase inverter INV2 inputs of termination and the 6th NMOS tube MN5；The second phase inverter INV2 outputs termination
5th NMOS tube MN4 grid end, second source adjustment module, reference voltage module；
It is preferred that, the source of the 5th NMOS tube MN4 connects the source of the 4th NMOS tube MN3 drain terminal and the 6th NMOS tube MN5,
5th NMOS tube MN4 drain terminal connects the 3rd PMOS MP2 drain terminal, the 3rd PMOS MP2 grid end and the 4th PMOS MP3's
Grid end；The 4th NMOS tube MN3 sources ground connection, the 4th NMOS tube MN3 grid end is connect second in the first power supply adjustment module
NMOS tube MN1 drain terminal and grid end and second source adjustment module；The 3rd PMOS MP2 sources connect input power；Institute
State the 4th PMOS MP3 sources and connect input power, the 4th PMOS MP3 drain terminal meets the 6th NMOS tube MN5 drain terminal, the 5th
The anode tap of PMOS MP4 grid end and the second Zener D1；
It is preferred that, the negative electrode of the second Zener D1 termination input power, anode terminates the 4th PMOS MP3 drain terminal, the
Six NMOS tube MN5 drain terminal and the 5th PMOS MP4 grid end；The source of the 5th PMOS MP4 connects input power, the 5th
PMOS MP4 drain terminal connects second source adjustment module.
Compared with prior art, the beneficial effects of the present invention are：
A kind of power regulation system that the present invention is provided, by way of the cascade of two level power supply adjustment modules, to reach when input
Supply voltage is constant higher than output supply voltage when setting voltage to set voltage, when input supply voltage is high less than voltage is set
When power source regulating circuit operating voltage, output supply voltage follows input supply voltage；When outside cut-off signals are less than a threshold
During value, the present invention can close most of power consuming units of power source regulating circuit, so that the shut-off power consumption of power source regulating circuit is reduced,
Realize lower power consumption.
Brief description of the drawings
, below will be to the present invention or prior art in order to illustrate more clearly of technical scheme of the invention or of the prior art
The accompanying drawing used required in description is briefly described, it should be apparent that, drawings in the following description are only the present invention's
Some embodiments, for those of ordinary skill in the art, on the premise of not paying creative work, can also be according to this
A little accompanying drawings obtain other accompanying drawings.
The structural representation of Fig. 1 power regulation systems.
Fig. 2 is the first circuit diagram of power regulation system.
Fig. 3 is second of circuit diagram of power regulation system.
Embodiment
Below in conjunction with the accompanying drawing in the present invention, the technical scheme in the present invention is clearly and completely described, shown
So, described embodiment is only a part of embodiment of the invention, rather than whole embodiments.Based on the reality in the present invention
Example is applied, the every other embodiment that those of ordinary skill in the art are obtained under the premise of creative work is not made all belongs to
In the scope of protection of the invention.
Below by specific embodiment, the present invention will be described in detail.
Referring to Fig. 1, Fig. 1 is the structural representation of power supply adjustment module 1, including power supply adjustment module 11, shut-off module 22,
Power supply adjustment module 1 and reference voltage module 3；The input connection input power of the power supply adjustment module 1, output end connection
Out-put supply, the input of the shut-off module 2 are connected with the input of the reference voltage module 3；The shut-off module 2
The output end of the outside cut-off signals of input connection, input power and the power supply adjustment module 1, output end connects the power supply
The input of adjustment module 1 and the reference voltage module 3；The output end connection power supply adjustment module 1 of the reference voltage module 3
Input；The input of the power supply adjustment module 1 connection input power, the shut-off module 2 and the reference voltage module
3, output end is out-put supply.
Optionally, the power supply adjustment module 1 includes the first NMOS tube MN0, the second PMOS MP1 and the 3rd PMOS
MP2, the second NMOS tube MN1, first resistor R0, the first Zener D0；The first resistor R0 mono- terminates the second NMOS tube MN1's
Reference voltage in grid end, the second NMOS tube MN1 drain terminal, shut-off module 2 and second source adjustment module 1, another termination the
The grid end of two PMOS MP1 grid end, the second PMOS MP1 drain terminal and the 3rd PMOS MP2；Second NMOS tube MN1 source
End ground connection；3rd PMOS MP2 source connects input power；Second PMOS MP1 source connects input power；First NMOS tube
MN0 drain terminal connects input power, and the first NMOS tube MN0 sources connect the reference voltage in out-put supply, second source adjustment module 1
Module, reference voltage module 3 and second source module output end, grid end connect the first Zener D0 cathode terminal and the 3rd PMOS
MP2 drain terminal；The first Zener D0 anode tap are grounded, and negative electrode terminates the first NMOS tube MN0 grid end and the 3rd PMOS MP2
Drain terminal.
Optionally, the shut-off module 2 includes the 4th NMOS tube MN3, the 5th NMOS tube MN4, the 6th NMOS tube MN5, the
Seven NMOS tube MN6, the 3rd PMOS MP2, the 4th PMOS MP3, the 5th PMOS MP4, the 4th resistance R3, the second Zener
D1, the first phase inverter INV1, the second phase inverter INV2；The 7th NMOS tube MN6 drain terminals connect input cut-off signals, and grid end connects defeated
Go out power supply, source connects the first phase inverter INV1 inputs and the 4th resistance R3 one end；Another termination of the 4th resistance R3
Ground；The grid end of first phase inverter INV1 outputs, the second phase inverter INV2 inputs of termination and the 6th NMOS tube MN5；Described
The 5th NMOS tube MN4 of two phase inverter INV2 output terminations grid end, second source adjustment module 1, reference voltage module 3；It is described
5th NMOS tube MN4 source connects the 4th NMOS tube MN3 drain terminal and the 6th NMOS tube MN5 source, the 5th NMOS tube MN4's
Drain terminal connects the 3rd PMOS MP2 drain terminal, the 3rd PMOS MP2 grid end and the 4th PMOS MP3 grid end；Described 4th
NMOS tube MN3 sources are grounded, and the 4th NMOS tube MN3 grid end connects the drain terminal of the second NMOS tube MN1 in the first power supply adjustment module 1
With grid end and second source adjustment module 1；The 3rd PMOS MP2 sources connect input power；The 4th PMOS MP3
Source connects input power, the 4th PMOS MP3 drain terminal connect the 6th NMOS tube MN5 drain terminal, the 5th PMOS MP4 grid end and
Second Zener D1 anode tap；The negative electrode termination input power of the second Zener D1, anode terminates the 4th PMOS MP3
Drain terminal, the 6th NMOS tube MN5 drain terminal and the 5th PMOS MP4 grid end；The source of the 5th PMOS MP4 connects input
Power supply, the 5th PMOS MP4 drain terminal connects second source adjustment module 1.
On input power VIN after electricity, the start-up operation of the first power supply adjustment module simultaneously gradually raises out-put supply VCC.Now,
If it is high level to input cut-off signals SD, shut-off module produces invalid cut-off signals, and reference voltage module and second source are adjusted
Save module start working, output current and constantly raise VCC until VCC voltages reach min (VIN, VREF2* (R1+R2)/
R2)；If it is low level to input cut-off signals SD, shut-off module produces cut-off signals, closes reference voltage module and the second electricity
Source adjustment module, so as to reduce the shut-off power consumption of power supply adjustment module.
A kind of power source regulating circuit for low-power consumption that the present invention is provided, it is possible to achieve：When input supply voltage is higher than setting
During voltage, output supply voltage is constant to set output voltage, and output supply voltage is influenceed by temperature change, process deviation
It is smaller；When input supply voltage less than set output voltage be higher than power source regulating circuit operating voltage when, output voltage power supply with
With input supply voltage；When outside cut-off signals power supply is less than a threshold value, breaking circuit produces cut-off signals, closes most of
Power consuming circuit, reduces the shut-off power consumption of power source regulating circuit, realizes low-power consumption.
Referring to Fig. 2 and Fig. 3, it is assumed that the 8th PMOS MP7, the 9th PMOS MP8 and the tenth PMOS MP9 breadth length ratio
For 1:1:The ratio between 1, the 2nd NPN pipes Q1 and the 3rd NPN pipes Q2 emitter area is N (N>=2)；Boot leg is with reference to electricity
At the beginning of die block starts, grid and leakage that MN10 drags down MP7 are opened so that current mirror MP7, MP8 produce electric current, break positive temperature
Coefficient current generates the nought state of branch road, completes to start；After start completion, positive temperature coefficient electric current generation branch road produces positive temperature
Coefficient current is spent, its size of current is：IPTAT=(Vbe2-Vbe1)/R4, wherein (Vbe2-Vbe1) has positive temperature coefficient
Characteristic；IPTAT is mirrored to by voltage by current mirror and synthesizes branch road so that the first reference voltage level is：VREF1=R5*
IPTAT+Vbe3, wherein Vbe3 are negative temperature coefficient voltage, and R5*IPTAT is positive temperature coefficient voltage, so rationally setting
R5 and R4 ratio can obtain zero-temperature coefficient voltage.Above-mentioned Vbe1, Vbe2, Vbe3 are respectively Q1, Q2, Q3 base stage hair
Emitter-base bandgap grading pressure difference.
It should be noted that herein, such as first and second or the like relational terms are used merely to a reality
Body or operation make a distinction with another entity or operation, and not necessarily require or imply these entities or deposited between operating
In any this actual relation or order.Moreover, term " comprising ", "comprising" or its any other variant are intended to
Nonexcludability is included, so that process, method, article or equipment including a series of key elements not only will including those
Element, but also other key elements including being not expressly set out, or also include being this process, method, article or equipment
Intrinsic key element.In the absence of more restrictions, the key element limited by sentence "including a ...", it is not excluded that
Also there is other identical element in process, method, article or equipment including the key element.
The foregoing is merely illustrative of the preferred embodiments of the present invention, is not intended to limit the scope of the present invention.It is all
Any modification, equivalent substitution and improvements made within the spirit and principles in the present invention etc., are all contained in protection scope of the present invention
It is interior.
Claims (8)
1. a kind of power regulation system, it is characterised in that the system includes：Including power supply adjustment module, shut-off module, power supply
Adjustment module and reference voltage module；The input connection input power of the power supply adjustment module, output end connection output electricity
Source；The input of the shut-off module is connected with the input of the reference voltage module；The input of the shut-off module connects
Connect the output end of outside cut-off signals, input power and the power supply adjustment module；The output end connection institute of the shut-off module
State the input of power supply adjustment module and the reference voltage module；The output end connection power supply regulation of the reference voltage module
The input of module；The power supply adjustment module input connects input power；The shut-off module and the reference voltage mould
Block, output end is out-put supply.
2. a kind of power regulation system according to claim 1, it is characterised in that the power supply adjustment module includes first
NMOS tube (MN0), the second PMOS (MP1) and the 3rd PMOS (MP2), the second NMOS tube (MN1), first resistor (R0),
Zener pipe (D0).
3. a kind of power regulation system according to claim 2, it is characterised in that the termination of first resistor (R0) one the
Reference in grid end, the drain terminal of the second NMOS tube (MN1), shut-off module and the second source adjustment module of two NMOS tubes (MN1)
Voltage, the grid of the grid end of another PMOS of termination second (MP1), the drain terminal of the second PMOS (MP1) and the 3rd PMOS (MP2)
End；The source ground connection of second NMOS tube (MN1)；The source of 3rd PMOS (MP2) connects input power.
4. a kind of power regulation system according to claim 2, it is characterised in that the source of the second PMOS (MP1) connects
Input power；The drain terminal of first NMOS tube (MN0) connects input power, and the first NMOS tube (MN0) source connects out-put supply, the second electricity
Reference voltage module, reference voltage module and second source module output end in the adjustment module of source, grid end connect the first Zener
(D0) cathode terminal and the drain terminal of the 3rd PMOS (MP2)；First Zener (D0) anode tap is grounded, and negative electrode terminates the first NMOS
Manage the grid end of (MN0) and the drain terminal of the 3rd PMOS (MP2).
5. a kind of power regulation system according to claim 1, it is characterised in that the shut-off module includes the 4th NMOS
Manage (MN3), the 5th NMOS tube (MN4), the 6th NMOS tube (MN5), the 7th NMOS tube (MN6), the 3rd PMOS (MP2), the 4th
PMOS (MP3), the 5th PMOS (MP4), the 4th resistance (R3), the second Zener (D1), the first phase inverter (INV1), second
Phase inverter (INV2).
6. a kind of power regulation system according to claim 5, it is characterised in that the 7th NMOS tube (MN6) drain terminal
Input cut-off signals are connect, grid end connects out-put supply, and source meets the one of the first phase inverter (INV1) input and the 4th resistance (R3)
End；The other end ground connection of 4th resistance (R3)；First phase inverter (INV1) output second phase inverter of termination (INV2)
The grid end of input and the 6th NMOS tube (MN5)；The grid of second phase inverter (INV2) output the 5th NMOS tube (MN4) of termination
End, second source adjustment module, reference voltage module；The source of 5th NMOS tube (MN4) connects the 4th NMOS tube (MN3)
The source of drain terminal and the 6th NMOS tube (MN5), the drain terminal of the 5th NMOS tube (MN4) meets the drain terminal of the 3rd PMOS (MP2), the 3rd
The grid end of the grid end of PMOS (MP2) and the 4th PMOS (MP3).
7. a kind of power regulation system according to claim 5, it is characterised in that the 4th NMOS tube (MN3) source
Ground connection, the grid end of the 4th NMOS tube (MN3) connect in the first power supply adjustment module the drain terminal and grid end of the second NMOS tube (MN1) and
Second source adjustment module；3rd PMOS (MP2) source connects input power；4th PMOS (MP3) source connects
Input power, the drain terminal of the 4th PMOS (MP3) connect the drain terminal of the 6th NMOS tube (MN5), the grid end of the 5th PMOS (MP4) and
The anode tap of second Zener (D1).
8. a kind of power regulation system according to claim 5, it is characterised in that the negative electrode of second Zener (D1)
Input power is terminated, anode terminates drain terminal, the drain terminal of the 6th NMOS tube (MN5) and the 5th PMOS of the 4th PMOS (MP3)
(MP4) grid end；The source of 5th PMOS (MP4) connects input power, and the drain terminal of the 5th PMOS (MP4) connects the second electricity
Source adjustment module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710703956.1A CN107291140A (en) | 2017-08-16 | 2017-08-16 | A kind of power regulation system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710703956.1A CN107291140A (en) | 2017-08-16 | 2017-08-16 | A kind of power regulation system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107291140A true CN107291140A (en) | 2017-10-24 |
Family
ID=60105983
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710703956.1A Pending CN107291140A (en) | 2017-08-16 | 2017-08-16 | A kind of power regulation system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107291140A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108363448A (en) * | 2018-02-01 | 2018-08-03 | 广东聚晨知识产权代理有限公司 | A kind of electric supply system based on big data |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20140103890A1 (en) * | 2012-10-16 | 2014-04-17 | Prasad Naidu | Supply noise current control circuit in bypass mode |
| CN203745942U (en) * | 2014-03-26 | 2014-07-30 | 常州矽能电子科技有限公司 | Small-area ultra-low noise low drop out (LDO) linear voltage regulator |
| CN103970173A (en) * | 2014-05-15 | 2014-08-06 | 无锡中星微电子有限公司 | Bandgap reference voltage circuit |
| CN105159377A (en) * | 2015-07-28 | 2015-12-16 | 电子科技大学 | Low-power consumption power supply adjusting circuit |
-
2017
- 2017-08-16 CN CN201710703956.1A patent/CN107291140A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20140103890A1 (en) * | 2012-10-16 | 2014-04-17 | Prasad Naidu | Supply noise current control circuit in bypass mode |
| CN203745942U (en) * | 2014-03-26 | 2014-07-30 | 常州矽能电子科技有限公司 | Small-area ultra-low noise low drop out (LDO) linear voltage regulator |
| CN103970173A (en) * | 2014-05-15 | 2014-08-06 | 无锡中星微电子有限公司 | Bandgap reference voltage circuit |
| CN105159377A (en) * | 2015-07-28 | 2015-12-16 | 电子科技大学 | Low-power consumption power supply adjusting circuit |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108363448A (en) * | 2018-02-01 | 2018-08-03 | 广东聚晨知识产权代理有限公司 | A kind of electric supply system based on big data |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101571727B (en) | Current-type band gap reference source circuit starting circuit | |
| CN104362585B (en) | Over-temperature protection circuit | |
| CN104914909A (en) | Power control device and method | |
| CN106647923B (en) | The bus-powered circuit that can be integrated | |
| CN105094200A (en) | Current source circuit | |
| CN113985957B (en) | Overshoot-free quick-start band gap reference circuit, chip and electronic equipment | |
| CN108594924A (en) | A kind of band-gap reference voltage circuit of super low-power consumption whole CMOS subthreshold work | |
| CN106160419A (en) | Low voltage difference voltage-stabilized power supply circuit structure | |
| CN105159377B (en) | A low power consumption power regulation circuit | |
| CN107272818A (en) | A kind of high voltage band-gap reference circuit structure | |
| CN102081423A (en) | Temperature reentrant current limiting apparatus | |
| CN104615185B (en) | A kind of reference voltage source start-up circuit | |
| CN204361662U (en) | A kind of thermal-shutdown circuit | |
| CN111026221A (en) | Voltage reference circuit working under low power supply voltage | |
| CN107291140A (en) | A kind of power regulation system | |
| CN103076834A (en) | Resistor calibrating circuit | |
| CN112286337B (en) | Low-power-consumption bandgap circuit for MCU and implementation method thereof | |
| CN214506534U (en) | Undervoltage protection circuit and power management system | |
| CN207398813U (en) | Overcurrent protection circuit and electronic equipment | |
| CN107294516B (en) | Power-on reset circuit without static power consumption | |
| CN101995899B (en) | Band gap voltage reference circuit with robustness starting circuit | |
| CN106997221B (en) | Band-gap reference circuit | |
| CN201035440Y (en) | Current mirror | |
| CN209728553U (en) | A kind of high-precision inspection circuit for power MOS source-drain voltage | |
| CN108319319B (en) | LDO with flow-route and temperature adjust automatically |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20171024 |
|
| WD01 | Invention patent application deemed withdrawn after publication |