[go: up one dir, main page]

CN107241154A - 1588 file transmitting methods and device - Google Patents

1588 file transmitting methods and device Download PDF

Info

Publication number
CN107241154A
CN107241154A CN201610182257.2A CN201610182257A CN107241154A CN 107241154 A CN107241154 A CN 107241154A CN 201610182257 A CN201610182257 A CN 201610182257A CN 107241154 A CN107241154 A CN 107241154A
Authority
CN
China
Prior art keywords
clock
messages
plate
message
clock plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610182257.2A
Other languages
Chinese (zh)
Inventor
宛苏成
孙长胜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZTE Corp
Original Assignee
ZTE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZTE Corp filed Critical ZTE Corp
Priority to CN201610182257.2A priority Critical patent/CN107241154A/en
Priority to PCT/CN2017/074980 priority patent/WO2017166969A1/en
Publication of CN107241154A publication Critical patent/CN107241154A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0638Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0658Clock or time synchronisation among packet nodes
    • H04J3/0661Clock or time synchronisation among packet nodes using timestamps
    • H04J3/0667Bidirectional timestamps, e.g. NTP or PTP for compensation of clock drift and for compensation of propagation delays
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/74Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission for increasing reliability, e.g. using redundant or spare channels or apparatus
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/22Arrangements for detecting or preventing errors in the information received using redundant apparatus to increase reliability
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H04L41/06Management of faults, events, alarms or notifications
    • H04L41/0654Management of faults, events, alarms or notifications using network fault recovery
    • H04L41/0663Performing the actions predefined by failover planning, e.g. switching to standby network elements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

The invention provides 1588 file transmitting methods and device, wherein this method includes:Before the activestandby state of the first clock board and second clock plate is switched, 1588 messages of second clock plate generation are abandoned, wherein, the second clock plate is the clock slave board before switching;After the activestandby state of first clock board and the second clock plate is switched, 1588 messages of second clock plate generation are sent.By the present invention, the problem of solving masterslave switchover overlong time in correlation technique alleviates network concussion caused by masterslave switchover.

Description

1588 file transmitting methods and device
Technical field
The present invention relates to data network communications field, particularly with regard to 1588 file transmitting methods and device.
Background technology
With the development of Communication Network Technique, its demand more and more higher synchronous to clock, high-quality clock is same Step turns into the key issue firstly the need of solution.The time synchronization protocols of IEEE 1588 (abbreviation PTP protocol), It is a kind of high precision clock simultaneous techniques, can be combined with packet network, by different accuracy in heterogeneous system Clock signal synchronization to master clock unified, with peak performance, its clock accuracy is up to submicrosecond level Not.
PTP measures time migration and the path delay of time of upstream and downstream, upstream device by way of message interaction Synchronized according to measurement result amendment local zone time and upstream equipment, be that a constantly convergence approaches upstream The process of equipment time.When masterslave switchover occurs for upstream equipment, slave board needs experience one of short duration just Beginning process, now PTP procotols short interruption, upstream device PTP Message processing devices detect report Text is interrupted and after time-out, can be recalculated optimal 1588 clock source of selection and be synchronized.Work as upstream device Select and be synchronized after second-rate clock source, the clock quality of downstream network can be caused integrally to degenerate. And after the completion of the PTP business masterslave switchovers of current device, upstream device can be resynchronized to current device Clock source.It is this to select source and synchronous process be to the clock accuracy and clock quality of upstream device again Influence is produced, and passes to upstream device step by step so that whole network occurs shaking, it is necessary to by one section Time can just regain stabilization.
During masterslave switchover in PTP business, influence can be produced on downstream network, network concussion is such as caused. Switching time is longer, and the concussion caused to downstream network is bigger.How the master of PTP business is shortened as far as possible Standby switching time, as major issue urgently to be resolved hurrily.
The content of the invention
Object of the present invention is to provide 1588 file transmitting methods and device, solve in correlation technique The problem of masterslave switchover overlong time.
According to an aspect of the present invention there is provided a kind of 1588 file transmitting method, including:At first Before the activestandby state of clock plate and second clock plate is switched, the 1588 of second clock plate generation are abandoned Message, wherein, the second clock plate is the clock slave board before switching;First clock board and this second After the activestandby state of clock board is switched, 1588 messages of second clock plate generation are sent.
Further, abandoning 1588 messages of second clock plate generation includes:Close the second clock plate The external sending port of 1588 messages, abandon 1588 message.
Further, sending 1588 messages of second clock plate generation includes:The open second clock plate The external sending port of 1588 messages, send 1588 message.
Further, after 1588 message is abandoned, this method also includes:Fallen in the second clock plate In the case of being changed to clock mainboard, the external sending port of 1588 messages of the open second clock plate is sent 1588 message.
1588 messages that the discarding second clock plate is produced include:Determine 1588 message for this second when What clock plate was sent;Abandon 1588 messages of second clock plate generation.
Further, before 1588 messages that the second clock plate is produced are abandoned, this method also includes: The 1588 clocks configuration of first clock board support is configured for the second clock plate.
According to another aspect of the present invention there is provided a kind of 1588 packet transmission device, including:Discard module, For before the activestandby state of the first clock board and second clock plate is switched, abandoning the second clock plate 1588 messages produced, wherein, the second clock plate is the clock slave board before switching;Sending module, is used After being switched in the activestandby state of first clock board and the second clock plate, the second clock is sent 1588 messages that plate is produced.
Further, the discard module includes:Closing unit, 1588 for closing the second clock plate The external sending port of message;Discarding unit, for abandoning 1588 message.
Further, the sending module includes:Open cell, 1588 for opening the second clock plate The external sending port of message;Transmitting element, for sending 1588 message.
Further, the device also includes:Configuration module, for for the second clock plate configure this first The 1588 clocks configuration that clock board is supported.
When by the present invention, working asynchronously, but closing with clock mainboard using by starting clock slave board The technical scheme that the message of clock slave board is sent, the problem of solving masterslave switchover overlong time in correlation technique, Alleviate network concussion caused by masterslave switchover.
Brief description of the drawings
Accompanying drawing described herein is used for providing a further understanding of the present invention, constitutes one of the application Point, schematic description and description of the invention is used to explain the present invention, does not constitute to the present invention's It is improper to limit.In the accompanying drawings:
Fig. 1 is the flow chart one of 1588 file transmitting methods according to embodiments of the present invention;
Fig. 2 is structured flowchart according to embodiments of the present invention;
Fig. 3 is the structured flowchart one of 1588 packet transmission device according to the preferred embodiment of the invention;
Fig. 4 is the structured flowchart two of 1588 packet transmission devices according to the preferred embodiment of the invention;
Fig. 5 is the structured flowchart three of 1588 packet transmission device according to the preferred embodiment of the invention;
Fig. 6 is the flowchart 2 of 1588 file transmitting methods according to embodiments of the present invention;
Fig. 7 is the schematic diagram one of 1588 packet transmission devices according to embodiments of the present invention;
Fig. 8 is the schematic diagram two of 1588 packet transmission devices according to embodiments of the present invention.
Embodiment
Describe the present invention in detail below with reference to accompanying drawing and in conjunction with the embodiments.It should be noted that In the case of not conflicting, the feature in embodiment and embodiment in the application can be mutually combined.
A kind of 1588 file transmitting method and device are provided in the present embodiment, and Fig. 1 is according to the present invention The flow chart one of 1588 file transmitting methods of embodiment, as shown in figure 1, the flow comprises the following steps:
Step S102, before the activestandby state of the first clock board and second clock plate is switched, abandoning should 1588 messages that second clock plate is produced, wherein, the second clock plate is the clock slave board before switching;
Step S104, after the activestandby state of first clock board and the second clock plate is switched, hair 1588 messages for giving the second clock plate to produce.
The 1588 message the following two kinds optional embodiments that above-mentioned discarding second clock plate is produced:
Embodiment one, as shown in fig. 7, first clock board respectively sends out message with the second clock plate Different message sending modules are given, are sent by closing activestandby state for the standby corresponding message of clock board The port of module to close sending permission of the activestandby state as the corresponding message sending module of standby clock board, 1588 messages sent by slave board are dropped;In the case that the clock board turns into mainboard after masterslave switchover, Message sending module learns that the state of clock board is switched as clock mainboard, then opens the clock board corresponding Message source mouthful is sent out with authorizing sending permission by sending to 1588 messages of the message sending module Go.In other words, judge whether the second clock plate turns into clock mainboard, the situation for being yes in judged result Under, the external sending port of 1588 messages of open above-mentioned second clock plate sends 1588 message;Sentencing In the case that disconnected result is no, the external sending port of 1588 messages of above-mentioned second clock plate is closed, is abandoned 1588 message.
Embodiment two, as shown in figure 8, first clock board sends out 1588 messages with the second clock plate Same message sending module is given, the message sending module judges the hair of above-mentioned 1588 message received The side of sending is clock slave board, by 1588 packet loss;Judging that above-mentioned 1588 message is that clock mainboard is sent , 1588 message is sent.The message sending module is received in next 1588 message, repetition State judgement action.Above-mentioned clock slave board is second clock plate before masterslave switchover, above-mentioned after masterslave switchover Clock slave board is the first clock board.
Further, second clock plate produce 1588 messages before, the second clock plate get and when The clock of clock mainboard identical 1588 is configured so that second clock plate can be received and dispatched and handled according to 1588 agreements 1588 messages.
By above-mentioned steps, the present invention is worked asynchronously by starting clock slave board with clock mainboard, but is closed The message for closing clock slave board is sent so that clock mainboard and opposite equip. normal synchronized, clock slave board with it is right End equipment is pseudo- synchronous, so that during ensureing equipment masterslave switchover, former clock slave board is switched to after clock mainboard Synchronized immediately with opposite equip., eliminate the configuration distributing and clock being switched to after clock board status Plate shortens the switching time of the PTP business during masterslave switchover with the re-synchronization process of opposite equip., Reduce the influence that masterslave switchover is caused to clock synchronous network network.
Fig. 2 is the structured flowchart of 1588 packet transmission devices according to embodiments of the present invention, as shown in Fig. 2 The device includes:
Discard module 22, for before the activestandby state of the first clock board and second clock plate is switched, 1588 messages of second clock plate generation are abandoned, wherein, the second clock plate is that the clock before switching is standby Plate;
Sending module 24, for being switched in the activestandby state of first clock board and the second clock plate Afterwards, 1588 messages of second clock plate generation are sent.
Fig. 3 is the structured flowchart one of 1588 packet transmission device according to the preferred embodiment of the invention, is such as schemed Shown in 3, the discard module 22 includes:
Closing unit 32, the external sending port of 1588 messages for closing the second clock plate;
Discarding unit 34, for abandoning 1588 message..
Fig. 4 is the structured flowchart two of 1588 packet transmission device according to the preferred embodiment of the invention, is such as schemed Shown in 4, the sending module 24 also includes:
Open cell 42, the external sending port of 1588 messages for opening the second clock plate;
Transmitting element 44, for sending 1588 message.
Fig. 5 is the structured flowchart three of 1588 packet transmission device according to the preferred embodiment of the invention, is such as schemed Shown in 5, the device also includes:
Configuration module 52,1588 protocol class for configuring first clock board support for the second clock plate Type.
The present invention is further described with reference to specific embodiment.
The invention discloses a kind of apparatus and method for shortening masterslave switchover PTP business switching times, it is related to Network communication field, this method includes:1588 messages enter after equipment, above give clock mainboard (on i.e. The first clock board described in text) while, replicate a to clock slave board (when i.e. described above second Clock plate);Clock mainboard and opposite equip. carry out normal 1588 message interaction, realize this clock node 1588 clock synchronizing functions;The normal message of transmitting-receiving process 1588 of clock slave board, its 1588 message sent exist It is dropped in 1588 message sending modules, clock slave board realizes pseudo- 1588 clock synchronizing function with opposite equip.. When occurring masterslave switchover, former clock slave board turns master, opens 1588 message sources mouthful, carries out normal 1588 Message interaction;Former clock mainboard turns standby, closes 1588 message sources mouthful, abandons 1588 protocol processors 1588 messages sent.
Fig. 6 is the flowchart 2 of 1588 file transmitting methods according to embodiments of the present invention, as shown in fig. 6, This method comprises the following steps:
Step S602,1588 protocol configurations are handed down to clock mainboard and clock slave board simultaneously so that clock master The protocol processor of slave board 1588 possesses the ability of the normal message of transmitting-receiving process 1588.
Step S604, clock mainboard and clock slave board carry out the transmitting-receiving process of protocol massages.
Step S606, clock mainboard send 1588 messages by message sending module by packet sending and receiving module, It is sent to opposite equip.;1588 messages that clock slave board is sent do discard processing by message sending module.
Specifically, message sending module issues the activestandby state that module is issued according to activestandby state, pair when The message that clock plate is sent out does corresponding processing.If based on state, message sending module is by clock board 1588 messages sent are sent to 1588 packet sending and receiving modules, are sent to pair by 1588 message sending modules End equipment;If state is standby, 1588 messages that clock board is sent are done discard processing by message sending module, 1588 packet sending and receiving modules are not sent to.
The message that clock mainboard is sent passes through 1588 message sending modules, is sent to opposite end, completes normal 1588 clock synchronizing functions.The message that clock slave board is sent does discard processing in 1588 message sending modules. Clock slave board keeps 1588 messages normally to interact in itself, completes pseudo- 1588 clock synchronizing function.
When occurring masterslave switchover, former clock slave board switchs to clock mainboard, opens 1588 message sending functions Switch, carries out normal 1588 message interaction;Former clock mainboard switchs to clock slave board, closes 1588 messages hair Functional switch is sent, 1588 messages that 1588 protocol processors are sent are abandoned.Reported with the PTP of opposite equip. Text interaction power, present clock mainboard is smoothly switched to from former clock mainboard.Equipment occur masterslave switchover when, Former clock mainboard is converted to clock slave board, its 1588 message sending module, and it is for after to detect this clock board 1588 message sources mouthful are closed, stopping is sent out 1588 messages;Former clock slave board is converted to clock master Plate, its 1588 message sending module detects rear opening 1588 message sources mouthful based on this clock board, Start to be sent out 1588 messages.So as to which when realizing masterslave switchover, 1588 messages of this clock node are sent Power is smoothly switched to present clock mainboard from former clock mainboard.
Fig. 7 is the schematic diagram one of 1588 packet transmission devices according to embodiments of the present invention, as shown in fig. 7, The device includes:
Configuration distributing module 71, for 1588 protocol types for specifying 1588 protocol processors to run, and 1588 protocol types for needing to run synchronously are configured to clock active/standby plate.Mainly according to the configuration of user The parameter required for being run to 1588 protocol processors is ordered to be configured so that protocol processor can be by 1588 messages are received and dispatched and handled to demand according to user, realizes 1588 clock synchronizing functions.It is specific to set Two or three layer choosings of parameter including 1588 messages are selected, single multicast model selection, the speed of every kind of message select with And whether enable two-step method selection.
Activestandby state issues activestandby state that module 72 issues to the first clock board 73 and second clock plate 74.
First clock board 73 and second clock plate 74, for realizing that the calculating of 1588 protocol massages is handled, 1588 protocol massages are received and dispatched, it is synchronous to carry out 1588 clocks with opposite equip..Mainly according to 1588 agreements 1588 protocol configuration parameters that configuration distributing module is issued, 1588 protocol types that operation upper strata is specified are complete 1588 clock synchronizing functions of cost clock node and opposite equip..
First message sending module 75,1588 messages for receiving the output of the first clock board 73, and root Judge whether to send 1588 messages according to the activestandby state of this clock board;When for clock mainboard, 1588 are opened Message source mouthful, is sent to 1588 packet sending and receiving modules 77, by 1588 packet sending and receiving modules by message 77 are sent to opposite equip.;When for clock slave board, 1588 message sources mouthful are closed, discarding is received 1588 messages.
Second message sending module 76,1588 messages for receiving the output of second clock plate 74, and root Judge whether to send 1588 messages according to the activestandby state of this clock board;When for clock mainboard, 1588 are opened Message source mouthful, is sent to 1588 packet sending and receiving modules 77, by 1588 packet sending and receiving modules by message 77 are sent to opposite equip.;When for clock slave board, 1588 message sources mouthful are closed, discarding is received 1588 messages.
Fig. 8 is the schematic diagram two of 1588 packet transmission devices according to embodiments of the present invention, as shown in figure 8, The device includes:
Configuration distributing module 81, for 1588 protocol types for specifying 1588 protocol processors to run, and 1588 protocol types for needing to run synchronously are configured to clock active/standby plate.Mainly according to the configuration of user The parameter required for being run to 1588 protocol processors is ordered to be configured so that protocol processor can be by 1588 messages are received and dispatched and handled to demand according to user, realizes 1588 clock synchronizing functions.It is specific to set Two or three layer choosings of parameter including 1588 messages are selected, single multicast model selection, the speed of every kind of message select with And whether enable two-step method selection.
Activestandby state issues activestandby state that module 82 issues to the first clock board 83 and second clock plate 84.
First clock board 83 and second clock plate 84, for realizing that the calculating of 1588 protocol massages is handled, 1588 protocol massages are received and dispatched, it is synchronous to carry out 1588 clocks with opposite equip..Mainly according to 1588 agreements 1588 protocol configuration parameters that configuration distributing module is issued, 1588 protocol types that operation upper strata is specified are complete 1588 clock synchronizing functions of cost clock node and opposite equip..
Message sending module 85, for receiving the first clock board 83 and second clock plate 84 are exported 1588 Message, and the activestandby state for sending main body according to message judges whether 1588 messages of transmission;When transmission main body During for clock mainboard, message is sent to 1588 packet sending and receiving modules 86, by 1588 packet sending and receiving modules 86 are sent to opposite equip.;When it is clock slave board that message, which sends main body, 1588 message sources mouthful are closed, Abandon 1588 messages received.
Obviously, those skilled in the art should be understood that above-mentioned each module of the invention or each step can To be realized with general computing device, they can be concentrated on single computing device, or distribution On the network that multiple computing devices are constituted, alternatively, the journey that they can be can perform with computing device Sequence code is realized, it is thus possible to be stored in storage device by computing device to perform, and And in some cases, can to perform shown or described step different from order herein, or They are fabricated to each integrated circuit modules respectively, or multiple modules in them or step are made Realized into single integrated circuit module.So, the present invention is not restricted to any specific hardware and software With reference to.
The preferred embodiments of the present invention are the foregoing is only, are not intended to limit the invention, for this For the technical staff in field, the present invention can have various modifications and variations.It is all the present invention spirit and Within principle, any modification, equivalent substitution and improvements made etc. all should be included in the protection of the present invention Within the scope of.

Claims (10)

1. a kind of 1588 file transmitting method, it is characterised in that including:
Before the activestandby state of the first clock board and second clock plate is switched, the second clock is abandoned 1588 messages that plate is produced, wherein, the second clock plate is the clock slave board before switching;
After the activestandby state of first clock board and the second clock plate is switched, send described 1588 messages that second clock plate is produced.
2. according to the method described in claim 1, it is characterised in that abandon the second clock plate and produce 1588 messages include:
The external sending port of 1588 messages of the second clock plate is closed, 1588 message is abandoned.
3. method according to claim 2, it is characterised in that send the second clock plate and produce 1588 messages include:
The external sending port of 1588 messages of the open second clock plate, sends 1588 message.
4. method according to claim 3, it is characterised in that abandon 1588 message it Afterwards, methods described also includes:
In the case where the second clock plate is switched as clock mainboard, the open second clock plate The external sending port of 1588 messages, sends 1588 message.
5. according to the method described in claim 1, it is characterised in that abandon the second clock plate and produce 1588 messages include:
Determine what 1588 message sent for the second clock plate;
Abandon 1588 messages that the second clock plate is produced.
6. according to the method described in claim 1, it is characterised in that abandoning the second clock plate production Before 1588 raw messages, methods described also includes:
The 1588 clocks configuration that first clock board is supported is configured for the second clock plate.
7. a kind of 1588 packet transmission device, it is characterised in that including:
Discard module, for before the activestandby state of the first clock board and second clock plate is switched, losing 1588 messages that the second clock plate is produced are abandoned, wherein, the second clock plate is the clock before switching Slave board;
Sending module, for being fallen in the activestandby state of first clock board and the second clock plate After changing, 1588 messages that the second clock plate is produced are sent.
8. device according to claim 7, it is characterised in that the discard module includes:
Closing unit, the external sending port of 1588 messages for closing the second clock plate;
Discarding unit, for abandoning 1588 message.
9. device according to claim 8, it is characterised in that the sending module includes:
Open cell, the external sending port of 1588 messages for opening the second clock plate;
Transmitting element, for sending 1588 message.
10. device according to claim 7, it is characterised in that described device also includes:
Configuration module, for configuring 1588 clocks that first clock board is supported for the second clock plate Configuration.
CN201610182257.2A 2016-03-28 2016-03-28 1588 file transmitting methods and device Pending CN107241154A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201610182257.2A CN107241154A (en) 2016-03-28 2016-03-28 1588 file transmitting methods and device
PCT/CN2017/074980 WO2017166969A1 (en) 2016-03-28 2017-02-27 Method and apparatus for sending 1588 message, and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610182257.2A CN107241154A (en) 2016-03-28 2016-03-28 1588 file transmitting methods and device

Publications (1)

Publication Number Publication Date
CN107241154A true CN107241154A (en) 2017-10-10

Family

ID=59963402

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610182257.2A Pending CN107241154A (en) 2016-03-28 2016-03-28 1588 file transmitting methods and device

Country Status (2)

Country Link
CN (1) CN107241154A (en)
WO (1) WO2017166969A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111314432A (en) * 2020-01-20 2020-06-19 新华三大数据技术有限公司 Message processing method and device
CN115720134A (en) * 2022-10-25 2023-02-28 裕太微(上海)电子有限公司 Snapshot-based multi-clock domain switching method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101009653A (en) * 2007-01-26 2007-08-01 华为技术有限公司 The method for sending message and the system for switching device and main and standby switching
CN102123046A (en) * 2011-01-21 2011-07-13 烽火通信科技股份有限公司 Packet transport network (PTN) device and method for realizing time synchronization protection switching (PS) by using main cross disk and spare cross disk of PTN device
CN102594481A (en) * 2012-03-08 2012-07-18 中兴通讯股份有限公司 Clock oscillation generating method, device and system
WO2012130629A1 (en) * 2011-03-29 2012-10-04 Alcatel Lucent Method, apparatus and system for time distribution in a telecommunications network
CN103744755A (en) * 2014-01-08 2014-04-23 烽火通信科技股份有限公司 Implement system for primary and standby veneer single port shared protection and method thereof
CN105406984A (en) * 2015-10-22 2016-03-16 上海斐讯数据通信技术有限公司 System and method of realizing main/standby switching backboard clock

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7689854B2 (en) * 2006-09-22 2010-03-30 Agilent Technologies, Inc. Method and apparatus for establishing IEEE 1588 clock synchronization across a network element comprising first and second cooperating smart interface converters wrapping the network element

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101009653A (en) * 2007-01-26 2007-08-01 华为技术有限公司 The method for sending message and the system for switching device and main and standby switching
CN102123046A (en) * 2011-01-21 2011-07-13 烽火通信科技股份有限公司 Packet transport network (PTN) device and method for realizing time synchronization protection switching (PS) by using main cross disk and spare cross disk of PTN device
WO2012130629A1 (en) * 2011-03-29 2012-10-04 Alcatel Lucent Method, apparatus and system for time distribution in a telecommunications network
CN102594481A (en) * 2012-03-08 2012-07-18 中兴通讯股份有限公司 Clock oscillation generating method, device and system
CN103744755A (en) * 2014-01-08 2014-04-23 烽火通信科技股份有限公司 Implement system for primary and standby veneer single port shared protection and method thereof
CN105406984A (en) * 2015-10-22 2016-03-16 上海斐讯数据通信技术有限公司 System and method of realizing main/standby switching backboard clock

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111314432A (en) * 2020-01-20 2020-06-19 新华三大数据技术有限公司 Message processing method and device
CN111314432B (en) * 2020-01-20 2022-02-22 新华三大数据技术有限公司 Message processing method and device
CN115720134A (en) * 2022-10-25 2023-02-28 裕太微(上海)电子有限公司 Snapshot-based multi-clock domain switching method

Also Published As

Publication number Publication date
WO2017166969A1 (en) 2017-10-05

Similar Documents

Publication Publication Date Title
JP7099794B2 (en) Transmission channel bandwidth throttling methods, computer programs, intermediate nodes and systems in Flexible Ethernet®
CN102394715B (en) Clock synchronizing method and device
CN104145435B (en) Distributed using the frequency of Precision Time Protocol
CN101511042B (en) Data synchronization method and device
CN109150559B (en) Time-triggered Ethernet simulation system
CN101938318B (en) Synchronous method, system and convergent ring device among devices in convergent network
US9215092B2 (en) Clock selection for synchronous Ethernet
CN101741853B (en) Method for synchronizing clock time, line card veneer and network equipment
CN108259109B (en) Network equipment in PTP domain and TOD synchronization method
CN103001720A (en) Time synchronization method and device
CN102237996B (en) Clock synchronization method and clock synchronization device
EP3352392A1 (en) Time synchronization packet processing method and device
CN107241154A (en) 1588 file transmitting methods and device
CN102263633B (en) Clock synchronization method and stacking controller for switch stacking system
CN105978652A (en) Synchronous time comparing equipment of redundant Ethernet, system and method thereof
CN103516454A (en) Clock synchronization method, device and communication apparatus
CN105991204A (en) Clock synchronization method and cluster routing system
CN100571114C (en) A kind of synchronised clock providing device and implementation method
CN103036668B (en) Configuration and synchronization method between a kind of rack-mount unit card based on order line
CN102170398B (en) The reverse method of external time port and device
CN103580845B (en) A kind of clock synchronizing method based on virtual switch cluster and device
WO2020052298A1 (en) Method and device for clock and time synchronization, and multi-router system
CN116915352B (en) Method for synchronizing system clock time and PTP hardware clock time based on gPTP at same time
CN103312429A (en) Time synchronization method and time synchronization device
CN107229305A (en) A kind of method of system clock lossless switching

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20171010

WD01 Invention patent application deemed withdrawn after publication