CN107124316B - Hardware based quick switching action implementation method in a kind of data communications equipment - Google Patents
Hardware based quick switching action implementation method in a kind of data communications equipment Download PDFInfo
- Publication number
- CN107124316B CN107124316B CN201710369157.5A CN201710369157A CN107124316B CN 107124316 B CN107124316 B CN 107124316B CN 201710369157 A CN201710369157 A CN 201710369157A CN 107124316 B CN107124316 B CN 107124316B
- Authority
- CN
- China
- Prior art keywords
- message
- bytes
- business processing
- processing chip
- implementation method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000009471 action Effects 0.000 title claims abstract description 43
- 238000004891 communication Methods 0.000 title claims abstract description 24
- 238000000034 method Methods 0.000 title claims abstract description 24
- 238000012545 processing Methods 0.000 claims abstract description 38
- 239000004744 fabric Substances 0.000 claims abstract description 14
- 238000012790 confirmation Methods 0.000 claims description 6
- 239000011159 matrix material Substances 0.000 claims description 5
- 230000006870 function Effects 0.000 claims description 4
- 238000012795 verification Methods 0.000 claims description 4
- 230000004224 protection Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000003287 optical effect Effects 0.000 description 3
- 238000012423 maintenance Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 101000984710 Homo sapiens Lymphocyte-specific protein 1 Proteins 0.000 description 1
- 102100027105 Lymphocyte-specific protein 1 Human genes 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/06—Management of faults, events, alarms or notifications
- H04L41/0654—Management of faults, events, alarms or notifications using network fault recovery
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/03—Arrangements for fault recovery
- H04B10/032—Arrangements for fault recovery using working and protection systems
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Hardware based quick switching action implementation method in a kind of data communications equipment, is related to data communications equipment field, comprising: master controller sends the message of one group of carrying action message to switch fabric module, and switch fabric module is by the message to single-deck multicast；The message that business processing chip parsing single-deck receives, action message is extracted in the list item of memory；Business processing chip is forwarded according to the action message service guidance in the list item；Wherein, last 2 byte of message is check code, 1~6 byte is purpose single-deck descriptor, 7~12 bytes are local single-deck descriptor, and 13~14 bytes are type of data packet, and 15~16 bytes are entry type, 17~20 bytes are base address, 21~22 bytes are spare bytes, and 23~24 bytes are payload length, and remaining word is saved to fill payload content.The present invention is greatly improved master controller and issues switching action to the execution efficiency of business processing chip, reduces and executes the time.
Description
Technical field
It is hardware based fast in particular to a kind of data communications equipment the present invention relates to data communications equipment field
Fast switching action implementation method.
Background technique
In data communication, some applications are very sensitive to the interruption of flow, such as voice service, VOIP (Voice
Over Internet Protocol, the networking telephone), video conference, the real time business such as online game.In carrier class network,
The voice service break period is no more than 50ms.
In order to protect this sensitive traffic, internal and international tissue, which is defined, to be made there are many protection mechanism for different scenes
With, such as VPN FRR, IP FRR, LSP1:1/1+1, PW1:1/1+1, MSP, MSRP looped network protection etc..To simplify the description, originally
Above-mentioned all protections are referred to as APS (Automatic Protection Switching automatic protection switching) in text.
APS movement is broadly divided into following steps:
(1) path status is quickly detected；
(2) alarm of APS state machine integration schedules and control command calculate protection act；
(3) forwarding surface executes switching action；
(4) repair damaged path (automatically or by manually repairing)；
As shown in Figure 1, being that a kind of typical data communication equipment switches structural schematic diagram, including CPU (Central
Processing Unit, central processing unit), FPGA (Field-Programmable Gate Array, field programmable gate
Array), NP (Network Processor, network processing unit) chip, the first optical port P1, the second optical port P2 and third optical port P3,
Primary path is P1-P2, integrated memory in backup path P1-P3, NP chip.Completely switch process are as follows: FPGA is sent
OAM (Operation Administration and Maintenance, operation and maintenance management) message detects primary road respectively
The state of diameter and backup path.CPU obtains primary, spare path alarm status by local Status Flag from FPGA, then counts
Switching action is calculated, switching action is written in the memory of NP chip by CPU.NP chip is dynamic according to switching in memory
Make, sends traffic to primary path or backup path.
But in physical device exploitation, CPU and NP chip is that local bus or other buses are connected.CPU write storage
Device, which is limited to various limitations, the above-mentioned limitations such as bus bandwidth, bus interaction logic and the run operating system of CPU, to be caused
The execution time course of " switching action is written to memory by CPU " this step becomes the important bottleneck that whole APS is switched, especially
When it moves at the same time a plurality of mesh, tend not to guarantee that movement is pushed on NP chip in time.And for distributed apparatus,
The single-deck of execution movement is more, therefore execution efficiency is lower, and it is longer to execute the time.
Summary of the invention
In view of the deficiencies in the prior art, hard the purpose of the present invention is to provide being based in a kind of data communications equipment
The quick switching action implementation method of part is greatly improved master controller and issues switching action to the execution efficiency of memory, reduces
Execute the time.
To achieve the above objectives, the present invention takes hardware based quick switching action in a kind of data communications equipment to realize
Method, the hardware include master controller, switch fabric module and multiple single-decks, and each single-deck includes CPU, memory, business
Handle chip and switching matrix interface chip FIC；Implementation method is comprising steps of master controller sends one group to switch fabric module
The message of action message is carried, switch fabric module is by the message to single-deck multicast；Business processing chip parsing single-deck receives
Message, and action message is extracted in the list item of memory；Business processing chip is according to the action message in the list item
Service guidance forwarding；Wherein, last 2 byte of the message is check code, and 1~6 byte is purpose single-deck descriptor, 7~12 words
Section is local single-deck descriptor, and 13~14 bytes are type of data packet, and 15~16 bytes are entry type, and 17~20 bytes are base
Address, 21~22 bytes are spare bytes, and 23~24 bytes are payload length, and remaining word is saved to fill payload content.
Based on the above technical solution, the business processing chip core to the purpose message descriptor in message whether
It is matched with current single-deck, if so, verification type of data packet；If it is not, abandoning the message and misregistration.
Based on the above technical solution, the business processing chip is according to the value of type of data packet, it is determined whether
To write hardware table item message, if so, verification entry type；If it is not, message is transferred to other function resume module.
Based on the above technical solution, the type of data packet presets a value, and hardware table item is write in expression.
Based on the above technical solution, the business processing chip is updated according to the expectation of entry type confirmation message
List item.
Based on the above technical solution, the business processing chip is obtained from payload content according to payload length
The corresponding list item of the payload length.
Based on the above technical solution, the payload that the business processing chip will identify that write using base address as
In the memory of initial address, corresponding list item is the list item that message expectation updates in memory.
Based on the above technical solution, it before the business processing chip core is to purpose message descriptor, first passes through
Whether the check code confirmation message in message is legal, if so, parsing the message；If it is not, dropping packets and misregistration.
Based on the above technical solution, using type of data packet+entry type as key assignments recorded message number, it is used as
Debugging message.
Based on the above technical solution, the master controller is CPU or FPGA；The memory be SRAM or
DRAM；The business processing chip is NP or ASIC.
The beneficial effects of the present invention are: master controller makes message carry action message, business by defining message format
It handles chip and the message and parsing that master controller is sent is obtained by switching matrix, action message is then extracted into this single-deck
In memory, business processing chip is forwarded further according to the action message service guidance in memory items.Switching action is not led to
It crosses CPU write to enter, avoids limitation of the various situations for the execution time, raising master controller issues switching action and arrives memory
Execution efficiency reduces in time by service propelling to business processing chip and executes the time.Implementation method through the invention can make
Above-mentioned movement can reduce microsecond rank and come into force.
Detailed description of the invention
Fig. 1 is that typical data communication equipment switches structural schematic diagram in background technique；
Fig. 2 be the embodiment of the present invention based on system block diagram；
Fig. 3 is hardware based quick switching action implementation method flow chart in data communications equipment of the embodiment of the present invention；
Fig. 4 is message structure schematic diagram of the invention；
Fig. 5 is the specific action schematic diagram of single-deck of the embodiment of the present invention.
Specific embodiment
Invention is further described in detail with reference to the accompanying drawings and embodiments.
As shown in Figure 2 and Figure 5, for implementation method of the present invention based on system block diagram, system setting in data communications equipment
In, data communications equipment can be router, three-tier switch, IP RAN equipment or PTN device etc. and other with similar
The equipment of function.Particular hardware includes that master controller, FABRIC (switching matrix) module and multiple single-decks, master controller can be
CPU or FPGA；Each single-deck includes CPU, memory, business processing chip and FIC (Fabric Interface Chip, exchange
Fabric interface chip), memory can be SRAM (Static Random Access Memory, static random access memory
Device) or DRAM (Dynamic Random Access Memory, dynamic random access memory), it can also be other similar
Store equipment；Business processing chip can be NP or ASIC (Application Specific Integrated Circuit,
Application integrated circuit).In the present embodiment, memory uses SRAM, for storing action message in the form of list item；Business processing
Chip uses NP, and FABRIC module and FIC interface group are at switching matrix.
As shown in figure 3, hardware based quick switching action implementation method in data communications equipment of the present invention, specifically includes
Following steps:
S1. master controller sends one group of message to FABRIC module, carries action message in message.
As shown in Figure 4 and Figure 5, the message format to carry action message.Two last bytes of message are CC (verification
Code), the 1st~6 byte is DST (purpose single-deck descriptor), and 7~12 bytes are SRC (local single-deck descriptor), 13~14 bytes
For PKTTYPE (type of data packet), 15~16 bytes are TBLTYPE (entry type), and 17~20 bytes are BASE (base address),
21~22 bytes are BKUP (spare bytes), and 23~24 bytes are ITEMNUM (payload length), and remaining word is saved to fill
PAYLOAD (payload content).Wherein, TBLTYPE expresses the data type and format of PAYLOAD field carrying, BASE expression
Message carries content in the location information of specified list item, and ITEMNUM expression carries the length of content；PAYLOAD field is tool
Volume data payload；CC field is for guaranteeing data correctness.
S2.FABRIC module receives this group of message, and carries out multicast to single-deck.
S3. after each single-deck receives message by FIC interface, the identification of business processing chip and analytic message will be in messages
The action message of carrying is extracted in the list item of memory, and in the present embodiment, NP identification and analytic message, then extraction movement are believed
It ceases in the list item of SRAM.
S4. according to the action message in the list item, service guidance is forwarded the business processing chip of single-deck.
The specific steps of the S3 include:
S301. the CC field of business processing chip checking prediction message, whether confirmation message is legal, if so, into S302；If
It is no, abandon the message and misregistration.
S302. business processing chip core judges whether the purpose single-deck of message is current list to the DST field in message
Whether disk matches with current single-deck, if so, into S303；If it is not, abandoning the message and misregistration.
S303. business processing chip identifies PKTTYPE field, according to the value of the field, it is determined whether to write hardware list
Item message；If so, into S304；If it is not, message is transferred to other function resume module.PKTTYPE is settable, such as sets in advance
Determining PKTTYPE=0x079f indicates " writing hardware table item ", when the identification of business processing chip, if not this numerical value,
Then assert not it is to write hardware table item message.
S304. business processing chip identifies TBLTYPE field, the desired list item updated of confirmation message.For example,
TBLTYPE value is " FRR TABLE ", show message that single-deck receives want to update the disk FRR (FastReroute, quickly
Heavy-route) list item.
S305. business processing chip identifies that ITEMNUM field obtains ITEMNUM according to payload length from PAYLOAD
A list item, the i.e. corresponding list item of the payload length.
S306. business processing chip identifies BASE field, by the payload identified in S305 using BASE as initial address
Corresponding table item in, the corresponding table item be confirm in S304 message expectation update list item, terminate.
In above-mentioned steps, using PKTTYPE+TBLTYPE as key assignments recorded message number, it is used as Debugging message.In addition,
Step S301 is an optional step, can also be since step S302 is directly.
The present invention is not limited to the above-described embodiments, for those skilled in the art, is not departing from
Under the premise of the principle of the invention, several improvements and modifications can also be made, these improvements and modifications are also considered as protection of the invention
Within the scope of.The content being not described in detail in this specification belongs to the prior art well known to professional and technical personnel in the field.
Claims (9)
1. hardware based quick switching action implementation method in a kind of data communications equipment, the hardware include master controller,
Switch fabric module and multiple single-decks, each single-deck include CPU, memory, business processing chip and switching matrix interface chip
FIC；It is characterized in that, implementation method comprising steps of
Master controller to switch fabric module send one group of carrying action message message, switch fabric module by the message to
Single-deck multicast；The message that business processing chip parsing single-deck receives, and action message is extracted in the list item of memory；Business
Chip is handled to be forwarded according to the action message service guidance in the list item；
Wherein, last 2 byte of the message is check code, and 1~6 byte is purpose single-deck descriptor, and 7~12 bytes are local single
Disk descriptor, 13~14 bytes be type of data packet, 15~16 bytes be entry type, 17~20 bytes be base address, 21~
22 bytes are spare bytes, and 23~24 bytes are payload length, and remaining word is saved to fill payload content；
Whether the business processing chip core matches with current single-deck the purpose message descriptor in message, if so, verification number
According to Packet type；If it is not, abandoning the message and misregistration.
2. hardware based quick switching action implementation method, feature exist in data communications equipment as described in claim 1
In: the business processing chip according to the value of type of data packet, it is determined whether to write hardware table item message, if so, checklist
Item type；If it is not, message is transferred to other function resume module.
3. hardware based quick switching action implementation method, feature exist in data communications equipment as claimed in claim 2
In: the type of data packet presets a value, and hardware table item is write in expression.
4. hardware based quick switching action implementation method, feature exist in data communications equipment as claimed in claim 2
In: the list item that the business processing chip is updated according to the expectation of entry type confirmation message.
5. hardware based quick switching action implementation method, feature exist in data communications equipment as claimed in claim 4
In: the business processing chip obtains the corresponding list item of the payload length according to payload length from payload content.
6. hardware based quick switching action implementation method, feature exist in data communications equipment as claimed in claim 5
In: the payload that the business processing chip will identify that is write in using base address as the memory of initial address, in memory
Corresponding list item is the list item that message expectation updates.
7. hardware based quick switching action implementation method in the data communications equipment as described in claim 1-6 is any,
It is characterized in that: before the business processing chip core is to purpose message descriptor, first passing through the check code confirmation message in message
It is whether legal, if so, parsing the message；If it is not, dropping packets and misregistration.
8. hardware based quick switching action implementation method, feature exist in data communications equipment as described in claim 1
In: using type of data packet+entry type as key assignments recorded message number, it is used as Debugging message.
9. hardware based quick switching action implementation method, feature exist in data communications equipment as described in claim 1
In: the master controller is CPU or FPGA；The memory is SRAM or DRAM；The business processing chip is NP or ASIC.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710369157.5A CN107124316B (en) | 2017-05-23 | 2017-05-23 | Hardware based quick switching action implementation method in a kind of data communications equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710369157.5A CN107124316B (en) | 2017-05-23 | 2017-05-23 | Hardware based quick switching action implementation method in a kind of data communications equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107124316A CN107124316A (en) | 2017-09-01 |
| CN107124316B true CN107124316B (en) | 2019-10-11 |
Family
ID=59728726
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710369157.5A Active CN107124316B (en) | 2017-05-23 | 2017-05-23 | Hardware based quick switching action implementation method in a kind of data communications equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107124316B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107734404B (en) * | 2017-09-21 | 2020-06-16 | 烽火通信科技股份有限公司 | FPGA-based wave division equipment electrical layer protection implementation system and method |
| CN108616452B (en) * | 2018-03-30 | 2020-12-25 | 新华三技术有限公司 | Message forwarding method and device |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1697337A (en) * | 2004-05-10 | 2005-11-16 | 华为技术有限公司 | Switching method in communication system |
| CN102104531A (en) * | 2009-12-17 | 2011-06-22 | 华为技术有限公司 | Message processing device, method and system |
| CN103986585A (en) * | 2014-05-13 | 2014-08-13 | 杭州华三通信技术有限公司 | Message preprocessing method and device |
| CN106487549A (en) * | 2015-08-26 | 2017-03-08 | 中兴通讯股份有限公司 | With the method communicated nothing central processing unit veneer and communication apparatus |
-
2017
- 2017-05-23 CN CN201710369157.5A patent/CN107124316B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1697337A (en) * | 2004-05-10 | 2005-11-16 | 华为技术有限公司 | Switching method in communication system |
| CN102104531A (en) * | 2009-12-17 | 2011-06-22 | 华为技术有限公司 | Message processing device, method and system |
| CN103986585A (en) * | 2014-05-13 | 2014-08-13 | 杭州华三通信技术有限公司 | Message preprocessing method and device |
| CN106487549A (en) * | 2015-08-26 | 2017-03-08 | 中兴通讯股份有限公司 | With the method communicated nothing central processing unit veneer and communication apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107124316A (en) | 2017-09-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10547538B2 (en) | Packet forwarding method and apparatus | |
| US8249065B2 (en) | Destination MAC aging of entries in a Layer 2 (L2) forwarding table | |
| CN106656801B (en) | Redirection method and device of service flow forwarding path, and service flow forwarding system | |
| CN102197627B (en) | The improvement of flux of multicast convergence | |
| CN105684382A (en) | Packet control method, switch and controller | |
| CN105591914B (en) | A kind of openflow flow table look-up method and device | |
| CN103944828A (en) | Method and equipment for transmitting protocol messages | |
| WO2014202026A1 (en) | Method and system for virtual network mapping protection and computer storage medium | |
| WO2015184771A1 (en) | Method and node device for operation, administration, and maintenance of service function chaining | |
| CN103746927A (en) | Priority-based fluid control PFC (Power Factor Correction) method, transmitting device and receiving device | |
| CN105357114A (en) | Distributed network equipment | |
| CN102088415A (en) | Method and device for MAC (media access control) address withdrawal | |
| CN103152251A (en) | Method and device for processing message | |
| CN106301840B (en) | Method and device for sending Bidirectional Forwarding Detection (BFD) message | |
| CN107124316B (en) | Hardware based quick switching action implementation method in a kind of data communications equipment | |
| CN105099916A (en) | Open flow routing and switching equipment and data message processing method thereof | |
| CN104065553A (en) | Virtual network migration method and related equipment | |
| CN105162729B (en) | A kind of SDN message processing methods based on subscriber policy, system and SDN equipment | |
| CN105763457A (en) | Multicast packet processing method and network device | |
| CN107465621A (en) | A kind of router finds method, SDN controllers, router and network system | |
| CN108282406B (en) | Data transmission method, stacking equipment and stacking system | |
| CN102136957B (en) | Label switched path monitoring realization method, device and system | |
| EP3461083B1 (en) | Data processing method and device | |
| CN101534301B (en) | List item installation method and device as well as network equipment | |
| CN105099942A (en) | Data packet processing method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |