CN107104478B - Information processing method and electronic equipment - Google Patents
Information processing method and electronic equipment Download PDFInfo
- Publication number
- CN107104478B CN107104478B CN201710198867.6A CN201710198867A CN107104478B CN 107104478 B CN107104478 B CN 107104478B CN 201710198867 A CN201710198867 A CN 201710198867A CN 107104478 B CN107104478 B CN 107104478B
- Authority
- CN
- China
- Prior art keywords
- mode
- electronic equipment
- target interface
- charger chip
- working state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000010365 information processing Effects 0.000 title claims abstract description 11
- 238000003672 processing method Methods 0.000 title claims abstract description 11
- 238000000034 method Methods 0.000 claims abstract description 31
- 230000007704 transition Effects 0.000 claims abstract description 26
- 230000002093 peripheral effect Effects 0.000 claims abstract description 11
- 102100031699 Choline transporter-like protein 1 Human genes 0.000 description 10
- 101000940912 Homo sapiens Choline transporter-like protein 1 Proteins 0.000 description 10
- 230000008569 process Effects 0.000 description 10
- 238000012546 transfer Methods 0.000 description 6
- 102100035954 Choline transporter-like protein 2 Human genes 0.000 description 4
- 102100039497 Choline transporter-like protein 3 Human genes 0.000 description 4
- 101000948115 Homo sapiens Choline transporter-like protein 2 Proteins 0.000 description 4
- 101000889279 Homo sapiens Choline transporter-like protein 3 Proteins 0.000 description 4
- 238000001514 detection method Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000009466 transformation Effects 0.000 description 3
- 101000640246 Homo sapiens SCAN domain-containing protein 1 Proteins 0.000 description 2
- 101000868465 Homo sapiens Sorting nexin-9 Proteins 0.000 description 2
- 102100032854 Sorting nexin-9 Human genes 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/0068—Battery or charger load switching, e.g. concurrent charging and load supply
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
- H01M10/00—Secondary cells; Manufacture thereof
- H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
- H01M10/425—Structural combination with electronic components, e.g. electronic circuits integrated to the outside of the casing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
- H01M10/00—Secondary cells; Manufacture thereof
- H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
- H01M10/425—Structural combination with electronic components, e.g. electronic circuits integrated to the outside of the casing
- H01M2010/4271—Battery management systems including electronic circuits, e.g. control of current or voltage to keep battery in healthy state, cell balancing
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
- H02J7/0047—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with monitoring or indicating devices or circuits
- H02J7/0048—Detection of remaining charge capacity or state of charge [SOC]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/10—Energy storage using batteries
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
Abstract
The invention discloses an information processing method and electronic equipment, wherein the method comprises the following steps: detecting the residual electric quantity of the electronic equipment, and acquiring the working state of the electronic equipment, wherein the electronic equipment at least comprises a first working state for representing that the electronic equipment is in a state capable of receiving an operation instruction of at least one peripheral and a second working state for representing that the electronic equipment is in a state capable of receiving only a starting operation instruction; acquiring a switching state of a control mode of a charger chip of the electronic equipment based on the residual capacity and the working state of the electronic equipment; when the control mode of the charger chip needs to be switched between a standard downlink port control mode and a charging downlink port control mode, increasing a transition mode aiming at the charger chip; wherein the transition mode is a mode in which only a charging current is supplied.
Description
Technical Field
The present invention relates to device management technologies in the field of communications, and in particular, to an information processing method and an electronic device.
Background
In the use scene of the existing electronic equipment, a USB port is controlled by a charger chip, but in the control process of the existing charger chip, when the battery capacity is less than 20% in the port supporting a USB charger, a system cannot be awakened by a mouse and a keyboard; the reason is that when the control mode of the Charging Downstream Port (CDP) is adopted in a state where the electronic device is powered only by the battery and normally operates S0, and in the case of S3 (sleep mode), if the power amount is less than 20%, the Standard Downstream Port (SDP)1 is set to disable the charging function, and at this time, due to the switching of the control mode of the charger chip, the USB port may be powered down, thereby affecting the normal operation of the electronic device and the external device.
Disclosure of Invention
The present invention is directed to an information processing method and an electronic device, which are used to solve the above problems in the prior art.
In order to achieve the above object, the present invention provides an information processing method applied to an electronic device, including:
detecting the residual electric quantity of the electronic equipment, and acquiring the working state of the electronic equipment, wherein the electronic equipment at least comprises a first working state for representing that the electronic equipment is in a state capable of receiving an operation instruction of at least one peripheral and a second working state for representing that the electronic equipment is in a state capable of receiving only a starting operation instruction;
acquiring a switching state of a control mode of a charger chip of the electronic equipment based on the residual capacity and the working state of the electronic equipment;
when the control mode of the charger chip needs to be switched between a standard downlink port control mode and a charging downlink port control mode, increasing a transition mode aiming at the charger chip; wherein the transition mode is a mode in which only a charging current is supplied.
An embodiment of the present invention further provides an electronic device, including:
the electronic equipment at least comprises a first working state and a second working state, wherein the first working state indicates that the electronic equipment is in a first working state capable of receiving an operation instruction of at least one peripheral, and the second working state indicates that the electronic equipment is in a second working state capable of receiving only an opening operation instruction;
the charger chip control unit is used for acquiring the switching state of the control mode of the charger chip of the electronic equipment based on the residual electric quantity and the working state of the electronic equipment; when the control mode of the charger chip needs to be switched between a standard downlink port control mode and a charging downlink port control mode, increasing a transition mode aiming at the charger chip; wherein the transition mode is a mode in which only a charging current is supplied.
According to the information processing method and the electronic equipment, the residual electric quantity and the working mode of the electronic equipment are detected, and when the control mode of the charger chip needs to be switched between two target modes based on the residual electric quantity and the working mode, a transition mode which only provides charging current is added, so that the problem that power cannot be supplied through a USB port when the control mode of the charger chip is switched is solved, and the working performance of the electronic equipment is ensured.
Drawings
FIG. 1 is a flow chart of an information processing method according to an embodiment of the present invention;
FIG. 2 is a diagram illustrating a state of an electronic device and a control mode of a charger chip according to an embodiment of the present invention;
FIG. 3 is a pin diagram of a chip according to an embodiment of the present invention;
FIG. 4 is a diagram illustrating a state of an electronic device and a control mode of a charger chip according to an embodiment of the present invention;
fig. 5 is a schematic view of a composition structure of an electronic device according to an embodiment of the invention.
Detailed Description
The invention is described in further detail below with reference to the figures and specific examples.
The first embodiment,
An embodiment of the present invention provides an information processing method, applied to an electronic device, as shown in fig. 1, including:
step 101: detecting the residual electric quantity of the electronic equipment, and acquiring the working state of the electronic equipment, wherein the electronic equipment at least comprises a first working state for representing that the electronic equipment is in a state capable of receiving an operation instruction of at least one peripheral and a second working state for representing that the electronic equipment is in a state capable of receiving only a starting operation instruction;
step 102: acquiring a switching state of a control mode of a charger chip of the electronic equipment based on the residual capacity and the working state of the electronic equipment;
step 103: when the control mode of the charger chip needs to be switched between a standard downlink port control mode and a charging downlink port control mode, increasing a transition mode aiming at the charger chip; wherein the transition mode is a mode in which only a charging current is supplied.
The embodiment is mainly applied to a system of an electronic device with a charger chip, wherein the charger chip is used for managing a charging process. Specifically, the charging management of the USB interface is controlled by a charger chip.
In step 101, the remaining power of the electronic device is detected, which may be detecting the power of a battery, and a power supply unit in the electronic device may be a rechargeable battery or a voltage transformation unit connected to an ac power supply, so that the current power of the battery can be detected as long as power can be supplied.
The method comprises the steps of obtaining the working state of the electronic equipment, wherein the electronic equipment at least comprises a first working state for representing that the electronic equipment is in a state capable of receiving an operation instruction of at least one peripheral and a second working state for representing that the electronic equipment is only in a state capable of receiving a starting operation instruction. The following is in the form of Advanced Configuration and Power Interface (ACPI) specification. This energy management can be accomplished, for example, by software controlled "on-off" systems, or by using a Modem signal to wake up and shut down the system. ACPI operates in several modes:
s0: normal; s1: the CPU stops operating. Awakening time: 0 second; s2: CPU is turned off, and wake-up time: 0.1 second; s3: the components except the memory stop working, and the wake-up time is as follows: 0.5 second; s4: the memory information is written into the hard disk, all the components stop working, and the wake-up time is as follows: 30 seconds, (sleep state); s5: and closing.
S1 ═ Standby. That is, the system is in low power supply state, the window or BIOS can set the screen signal output to be off, the hard disk stops running to enter standby state, and the power lamp is in flashing state. At this time, any one of the mouse and keyboard can be activated to wake up the computer.
S2=>Power Standby。
S3 ═ Suspend to RAM. That is, all the data of the windows currently stored in the memory is kept still, and then "" false shutdown "" is entered. At this time, except that the memory needs power to hold data, other devices and apparatuses are all powered off.
S4 ═ Suspend to Disk. The data in the windows memory is completely stored in the hard disk. When the computer is started, the data can be directly and completely read from the place where the data are stored to the memory without running the application program.
S5=>Shutdown。
Further, a method of determining the operating state of the electronic device, or specifically whether the system is in the S1 mode or the S3 mode, may detect a condition of the system: for example, in the S1 sleep mode of ACPI, only the CPU stops operating and the other devices remain powered on. In S3 mode (BIOS- > power management- > Suspend to RAM is set to Enable, and devices except the memory are all in power-off state). Alternatively, in S3 mode, the system is completely quiet, all fans are off, the system cannot wake up from the keyboard, and manual wake up can only be done by pressing the power button on the front panel.
In step 102, the manner of obtaining the control mode of the charger chip of the electronic device based on the remaining power and the working state of the electronic device may be determined based on a preset rule, where the control mode of the charger chip corresponds to the remaining power and the working state of the electronic device.
Specifically, see fig. 2, items in the table represent power supply modes of different power supplies, remaining power of the power supplies, and operating states of the electronic device, and corresponding control modes of different charger chips; for example, AC-mode-S0 indicates that, when the electronic device is in an operating state (normal operating state) of S0 when the power supply is powered by AC power, the control mode of the charger chip is CDP mode, that is, the control mode of the charging downstream port; in addition, the DC-mode-S0IN battery is greater than 20%, that is, the power supply is powered by DC, when the battery is operated in the S0 operating state and the remaining power of the power supply is greater than 20%, the corresponding control mode of the charger chip is the CDP mode, and the like, and the descriptions and interpretation manners of other items are the same as those of the foregoing two, and are not exhaustive here.
Acquiring a switching state of a control mode of a charger chip of the electronic equipment, wherein the switching state can be sent when the residual electric quantity of a power supply changes and/or the working state of the electronic equipment changes, and the control mode of the corresponding charger chip also sends switching; referring also to fig. 2, it is assumed that the electronic device is also powered by DC and operates in the S3 mode (sleep state), and when the remaining power of the power supply is switched from > 20% to < 20%, that is, from the item DC-mode-S3in battery > 20%, the corresponding control mode CDP is switched to the item DC-mode-S3in battery < 20%, the corresponding control mode SDP is a switching state of the control mode of the charger chip. Of course, there may also be a switching state of the control mode for switching the SDP to the CDP, and the like, and specifically, a plurality of switching states may be obtained by comparing with different items shown in fig. 2, which is not exhaustive here.
In step 103, when the control mode of the charger chip needs to be switched between the standard downlink port control mode and the charging downlink port control mode, a transition mode for the charger chip is added, that is, when the control mode is switched between the standard downlink port control mode and the charging downlink port control mode, a mode that only provides a charging current is added, so as to avoid the problem of power failure of the charging port during switching of the control modes, that is, the problem of power failure of Vbus is avoided.
Specifically, the control modes of the charger chip may include CDP, SDP, DCP, and the like; the BC1.2 specification briefly specifies three different types of USB ports and two key objects. A "charge" port is a port that can provide a current of more than 500 mA; the "downstream" port transmits data according to the USB2.0 specification. The BC1.2 specification also determines how each port should be enumerated to the end device, as well as the protocol that identifies the application port type. The three USB BC1.2 port types are SDP, DCP, and CDP:
SDP, such a port has 15k Ω pull-down resistors on the D + and D-lines. The power consumption is 2.5mA when the power supply is hung, 100mA when the power supply is connected, and 500mA when the power supply is connected and configured to be higher;
a Dedicated Charging Port (DCP) which does not support any data transfer but is capable of supplying currents above 1.5A.
CDP, such port supports both high current charging and data transfer that is fully USB2.0 compatible. The port has the 15k omega pull-down resistors necessary for D + and D-communications, as well as internal circuitry for the charger detection phase switching.
By adopting the mode, the residual capacity and the working mode of the electronic equipment can be detected, and when the control mode of the charger chip is determined to be required to be switched between two target modes based on the residual capacity and the working mode, a transition mode which only provides charging current is added, so that the problem that power cannot be supplied through a USB port when the control mode of the charger chip is switched is avoided, and the working performance of the electronic equipment is ensured.
Example II,
An embodiment of the present invention provides an information processing method, applied to an electronic device, as shown in fig. 1, including:
step 101: detecting the residual electric quantity of the electronic equipment, and acquiring the working state of the electronic equipment, wherein the electronic equipment at least comprises a first working state for representing that the electronic equipment is in a state capable of receiving an operation instruction of at least one peripheral and a second working state for representing that the electronic equipment is in a state capable of receiving only a starting operation instruction;
step 102: acquiring a switching state of a control mode of a charger chip of the electronic equipment based on the residual capacity and the working state of the electronic equipment;
step 103: when the control mode of the charger chip needs to be switched between a standard downlink port control mode and a charging downlink port control mode, increasing a transition mode aiming at the charger chip; wherein the transition mode is a mode in which only a charging current is supplied.
The embodiment is mainly applied to a system of an electronic device with a charger chip, wherein the charger chip is used for managing a charging process. Specifically, the charging management of the USB interface is controlled by a charger chip.
In step 101, the remaining power of the electronic device is detected, which may be detecting the power of a battery, and a power supply unit in the electronic device may be a rechargeable battery or a voltage transformation unit connected to an ac power supply, so that the current power of the battery can be detected as long as power can be supplied.
The method comprises the steps of obtaining the working state of the electronic equipment, wherein the electronic equipment at least comprises a first working state for representing that the electronic equipment is in a state capable of receiving an operation instruction of at least one peripheral and a second working state for representing that the electronic equipment is only in a state capable of receiving a starting operation instruction. In the following, the specification of ACPI is given. This energy management can be accomplished, for example, by software controlled "on-off" systems, or by using a Modem signal to wake up and shut down the system. ACPI operates in several modes:
s0: normal; s1: the CPU stops operating. Awakening time: 0 second; s2: CPU is turned off, and wake-up time: 0.1 second; s3: the components except the memory stop working, and the wake-up time is as follows: 0.5 second; s4: the memory information is written into the hard disk, all the components stop working, and the wake-up time is as follows: 30 seconds, (sleep state); s5: and closing.
In step 102, the manner of obtaining the control mode of the charger chip of the electronic device based on the remaining power and the operating state of the electronic device may include:
when the working state of the electronic equipment is switched between a first working state and a second working state and the residual capacity of the electronic equipment in the second working state is a second residual capacity, determining that the electronic equipment needs to be switched between a standard downlink port mode and a charging downlink port mode;
when the electronic equipment is in a second working state and the residual capacity of the electronic equipment is switched between the first residual capacity and the second residual capacity, it is determined that the electronic equipment needs to be switched between a standard downlink port mode and a charging downlink port mode.
It should be noted that the second remaining power is a power smaller than a preset threshold; the first residual electric quantity is an electric quantity larger than a preset threshold value; the preset threshold may be a proportional value, and is set according to an actual situation, and is usually set to 20%.
Specifically, see fig. 2, items in the table represent power supply modes of different power supplies, remaining power of the power supplies, and operating states of the electronic device, and corresponding control modes of different charger chips; for example, AC-mode-S0 indicates that, when the electronic device is in an operating state (normal operating state) of S0 when the power supply is powered by AC power, the control mode of the charger chip is CDP mode, that is, the control mode of the charging downstream port; in addition, the DC-mode-S0IN battery is greater than 20%, that is, the power supply is powered by DC, when the battery is operated in the S0 operating state and the remaining power of the power supply is greater than 20%, the corresponding control mode of the charger chip is the CDP mode, and the like, and the descriptions and interpretation manners of other items are the same as those of the foregoing two, and are not exhaustive here.
Acquiring a switching state of a control mode of a charger chip of the electronic equipment, wherein the switching state can be sent when the residual electric quantity of a power supply changes and/or the working state of the electronic equipment changes, and the control mode of the corresponding charger chip also sends switching; referring also to fig. 2, it is assumed that the electronic device is also powered by DC and operates in the S3 mode (sleep state), and when the remaining power of the power supply is switched from > 20% to < 20%, that is, from the item DC-mode-S3in battery > 20%, the corresponding control mode CDP is switched to the item DC-mode-S3in battery < 20%, the corresponding control mode SDP is a switching state of the control mode of the charger chip. Of course, there may also be a switching state of the control mode for switching the SDP to the CDP, and the like, and specifically, a plurality of switching states may be obtained by comparing with different items shown in fig. 2, which is not exhaustive here.
In step 103, when the control mode of the charger chip needs to be switched between the standard downlink port control mode and the charging downlink port control mode, a transition mode for the charger chip is added, that is, when the control mode is switched between the standard downlink port control mode and the charging downlink port control mode, a mode that only provides a charging current is added, so as to avoid the problem of power failure of the charging port during switching of the control modes, that is, the problem of power failure of Vbus is avoided.
Specifically, the control modes of the charger chip may include CDP, SDP, DCP, and the like; the BC1.2 specification briefly specifies three different types of USB ports and two key objects. A "charge" port is a port that can provide a current of more than 500 mA; the "downstream" port transmits data according to the USB2.0 specification. The BC1.2 specification also determines how each port should be enumerated to the end device, as well as the protocol that identifies the application port type. The three USB BC1.2 port types are SDP, DCP, and CDP:
SDP, such a port has 15k Ω pull-down resistors on the D + and D-lines. The power consumption is 2.5mA when the power supply is hung, 100mA when the power supply is connected, and 500mA when the power supply is connected and configured to be higher;
DCP, a port that does not support any data transfer but is capable of supplying currents above 1.5A.
CDP, such port supports both high current charging and data transfer that is fully USB2.0 compatible. The port has the 15k omega pull-down resistors necessary for D + and D-communications, as well as internal circuitry for the charger detection phase switching.
Further, the method further comprises: and inputting a corresponding control mode to the charger chip through at least one target interface.
Specifically, the at least one target interface comprises: a first target interface, a second target interface, and a third target interface; each target interface acquires a control signal by receiving a high level or a low level;
accordingly, the method can be used for solving the problems that,
the receiving, through at least one target interface, a control pattern for the charger chip includes:
respectively receiving a high-level or low-level control signal based on the first target interface, the second target interface and the third target interface;
and taking the control signals received through the first target interface, the second target interface and the third target interface as control instructions, and adjusting the control mode aiming at the charger chip based on the control instructions.
For example, referring to fig. 3, the chip shown in the figure may be understood as a charger chip, and it can be seen that the chip shown in the figure has a plurality of pins, only three pins of 6, 7, and 8 are described in this embodiment, and the three target interfaces may be divided into three pins of 6, 7, and 8.
Control signals for the charger chip are received through three pins 6, 7, and 8 shown in fig. 3, and specifically, the three pins 6, 7, and 8 receive three signals CTL1, CTL2, and CTL3, respectively.
Still further, CTL1, 2, 3 may be understood as an information input interface, primarily for receiving switching instructions for control modes.
The control signals received through the first target interface, the second target interface and the third target interface are used for adjusting the control mode for the charger chip, in the process, the control signals of the three target interfaces can be respectively sequenced, and all the sequenced control signals are used as control instructions for adjusting the control mode for the charger chip. The control signals may be ordered, typically in the order of first target interface-second target interface-third target interface.
Still referring to fig. 3, the signals received by the CTL1, 2, and 3 are sorted according to the order corresponding to the CTL1, 2, and 3, and corresponding control instructions are obtained to switch the control mode of the charger chip.
Referring to fig. 4, CTL1, CTL2, and CTL3 use high level H or low level L as control signals, high level H as 1, and low level L as 0; for example, when entering the SDP from the CDP, or entering the CDP from the SDP, transition is performed using Dcp _ Auto;
specifically, the method comprises the following steps:
by adopting the mode, the residual capacity and the working mode of the electronic equipment can be detected, and when the control mode of the charger chip is determined to be required to be switched between two target modes based on the residual capacity and the working mode, a transition mode which only provides charging current is added, so that the problem that power cannot be supplied through a USB port when the control mode of the charger chip is switched is avoided, and the working performance of the electronic equipment is ensured.
Example III,
An embodiment of the present invention provides an electronic device, as shown in fig. 5, the electronic device includes:
the detection unit 51 is configured to detect a remaining power of the electronic device, and obtain a working state of the electronic device, where the electronic device at least includes a first working state indicating that the electronic device is in a state capable of receiving an operation instruction of at least one peripheral device, and a second working state indicating that the electronic device is in a state capable of receiving only a start operation instruction;
a charger chip control unit 52, configured to obtain a switching state of a control mode of a charger chip of the electronic device based on the remaining power and the operating state of the electronic device; when the control mode of the charger chip needs to be switched between a standard downlink port control mode and a charging downlink port control mode, increasing a transition mode aiming at the charger chip; wherein the transition mode is a mode in which only a charging current is supplied.
The embodiment is mainly applied to a system of an electronic device with a charger chip, wherein the charger chip is used for managing a charging process. Specifically, the charging management of the USB interface is controlled by a charger chip.
The detecting unit 51 is configured to detect a remaining power of the electronic device, and may be configured to detect a battery power, and a power supply unit in the electronic device may be a rechargeable battery or a voltage transformation unit connected to an ac power supply, so that the current battery power can be detected as long as power can be supplied.
The method comprises the steps of obtaining the working state of the electronic equipment, wherein the electronic equipment at least comprises a first working state for representing that the electronic equipment is in a state capable of receiving an operation instruction of at least one peripheral and a second working state for representing that the electronic equipment is only in a state capable of receiving a starting operation instruction. In the following, the specification of ACPI is given. This energy management can be accomplished, for example, by software controlled "on-off" systems, or by using a Modem signal to wake up and shut down the system. ACPI operates in several modes:
s0: normal; s1: the CPU stops operating. Awakening time: 0 second; s2: CPU is turned off, and wake-up time: 0.1 second; s3: the components except the memory stop working, and the wake-up time is as follows: 0.5 second; s4: the memory information is written into the hard disk, all the components stop working, and the wake-up time is as follows: 30 seconds, (sleep state); s5: and closing.
S1 ═ Standby. That is, the system is in low power supply state, the window or BIOS can set the screen signal output to be off, the hard disk stops running to enter standby state, and the power lamp is in flashing state. At this time, any one of the mouse and keyboard can be activated to wake up the computer.
S2=>Power Standby。
S3 ═ Suspend to RAM. That is, all the data of the windows currently stored in the memory is kept still, and then "" false shutdown "" is entered. At this time, except that the memory needs power to hold data, other devices and apparatuses are all powered off.
S4 ═ Suspend to Disk. The data in the windows memory is completely stored in the hard disk. When the computer is started, the data can be directly and completely read from the place where the data are stored to the memory without running the application program.
S5=>Shutdown。
Further, a method of determining the operating state of the electronic device, or specifically whether the system is in the S1 mode or the S3 mode, may detect a condition of the system: for example, in the S1 sleep mode of ACPI, only the CPU stops operating and the other devices remain powered on. In S3 mode (BIOS- > power management- > Suspend to RAM is set to Enable, and devices except the memory are all in power-off state). Alternatively, in S3 mode, the system is completely quiet, all fans are off, the system cannot wake up from the keyboard, and manual wake up can only be done by pressing the power button on the front panel.
The charger chip control unit 52 is configured to determine, based on a preset rule, a control mode of the charger chip corresponding to the remaining power and the operating state of the electronic device.
Specifically, see fig. 2, items in the table represent power supply modes of different power supplies, remaining power of the power supplies, and operating states of the electronic device, and corresponding control modes of different charger chips; for example, AC-mode-S0 indicates that, when the electronic device is in an operating state (normal operating state) of S0 when the power supply is powered by AC power, the control mode of the charger chip is CDP mode, that is, the control mode of the charging downstream port; in addition, the DC-mode-S0IN battery is greater than 20%, that is, the power supply is powered by DC, when the battery is operated in the S0 operating state and the remaining power of the power supply is greater than 20%, the corresponding control mode of the charger chip is the CDP mode, and the like, and the descriptions and interpretation manners of other items are the same as those of the foregoing two, and are not exhaustive here.
Acquiring a switching state of a control mode of a charger chip of the electronic equipment, wherein the switching state can be sent when the residual electric quantity of a power supply changes and/or the working state of the electronic equipment changes, and the control mode of the corresponding charger chip also sends switching; referring also to fig. 2, it is assumed that the electronic device is also powered by DC and operates in the S3 mode (sleep state), and when the remaining power of the power supply is switched from > 20% to < 20%, that is, from the item DC-mode-S3in battery > 20%, the corresponding control mode CDP is switched to the item DC-mode-S3in battery < 20%, the corresponding control mode SDP is a switching state of the control mode of the charger chip. Of course, there may also be a switching state of the control mode for switching the SDP to the CDP, and the like, and specifically, a plurality of switching states may be obtained by comparing with different items shown in fig. 2, which is not exhaustive here.
When the control mode of the charger chip needs to be switched between the standard downlink port control mode and the charging downlink port control mode, a transition mode aiming at the charger chip is added, namely, when the control mode of the charger chip is switched between the standard downlink port control mode and the charging downlink port control mode, a mode only providing charging current is added, so that the problem that the charging port is powered down when the control mode is switched is avoided, namely the problem that Vbus is powered down is avoided.
Specifically, the control modes of the charger chip may include CDP, SDP, DCP, and the like; the BC1.2 specification briefly specifies three different types of USB ports and two key objects. A "charge" port is a port that can provide a current of more than 500 mA; the "downstream" port transmits data according to the USB2.0 specification. The BC1.2 specification also determines how each port should be enumerated to the end device, as well as the protocol that identifies the application port type. The three USB BC1.2 port types are SDP, DCP, and CDP:
SDP, such a port has 15k Ω pull-down resistors on the D + and D-lines. The power consumption is 2.5mA when the power supply is hung, 100mA when the power supply is connected, and 500mA when the power supply is connected and configured to be higher;
DCP, a port that does not support any data transfer but is capable of supplying currents above 1.5A.
CDP, such port supports both high current charging and data transfer that is fully USB2.0 compatible. The port has the 15k omega pull-down resistors necessary for D + and D-communications, as well as internal circuitry for the charger detection phase switching.
By adopting the mode, the residual capacity and the working mode of the electronic equipment can be detected, and when the control mode of the charger chip is determined to be required to be switched between two target modes based on the residual capacity and the working mode, a transition mode which only provides charging current is added, so that the problem that power cannot be supplied through a USB port when the control mode of the charger chip is switched is avoided, and the working performance of the electronic equipment is ensured.
Example four,
Based on the same structure as that of the embodiment, the embodiment specifically describes how to perform switching of the control mode and how to perform acquisition of the control signal.
A charger chip control unit 52, configured to input a corresponding control mode to the charger chip through at least one target interface.
Specifically, the at least one target interface comprises: a first target interface, a second target interface, and a third target interface; each target interface acquires a control signal by receiving a high level or a low level;
accordingly, the method can be used for solving the problems that,
the charger chip control unit 52 is configured to receive control signals at a high level or a low level respectively based on the first target interface, the second target interface, and the third target interface;
and taking the control signals received through the first target interface, the second target interface and the third target interface as control instructions, and adjusting the control mode aiming at the charger chip based on the control instructions.
For example, referring to fig. 3, the chip shown in the figure may be understood as a charger chip, and it can be seen that the chip shown in the figure has a plurality of pins, only three pins of 6, 7, and 8 are described in this embodiment, and the three target interfaces may be divided into three pins of 6, 7, and 8.
Control signals for the charger chip are received through three pins 6, 7, and 8 shown in fig. 3, and specifically, the three pins 6, 7, and 8 receive three signals CTL1, CTL2, and CTL3, respectively.
Still further, CTL1, 2, 3 may be understood as an information input interface, primarily for receiving switching instructions for control modes.
The control signals received through the first target interface, the second target interface and the third target interface are used for adjusting the control mode for the charger chip, in the process, the control signals of the three target interfaces can be respectively sequenced, and all the sequenced control signals are used as control instructions for adjusting the control mode for the charger chip. The control signals may be ordered, typically in the order of first target interface-second target interface-third target interface.
Still referring to fig. 3, the signals received by the CTL1, 2, and 3 are sorted according to the order corresponding to the CTL1, 2, and 3, and corresponding control instructions are obtained to switch the control mode of the charger chip.
Referring to fig. 4, CTL1, CTL2, and CTL3 use high level H or low level L as control signals, high level H as 1, and low level L as 0; for example, when entering SDP1 from CDP, or CDP from SDP1, transition is made using Dcp _ Auto;
specifically, the method comprises the following steps:
by adopting the mode, the residual capacity and the working mode of the electronic equipment can be detected, and when the control mode of the charger chip is determined to be required to be switched between two target modes based on the residual capacity and the working mode, a transition mode which only provides charging current is added, so that the problem that power cannot be supplied through a USB port when the control mode of the charger chip is switched is avoided, and the working performance of the electronic equipment is ensured.
It should be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The above-mentioned serial numbers of the embodiments of the present invention are merely for description and do not represent the merits of the embodiments.
Through the above description of the embodiments, those skilled in the art will clearly understand that the method of the above embodiments can be implemented by software plus a necessary general hardware platform, and certainly can also be implemented by hardware, but in many cases, the former is a better implementation manner. Based on such understanding, the technical solutions of the present invention may be embodied in the form of a software product, which is stored in a storage medium (such as ROM/RAM, magnetic disk, optical disk) and includes instructions for enabling a terminal device (such as a mobile phone, a computer, a device, an air conditioner, or a network device) to execute the method according to the embodiments of the present invention.
The above description is only a preferred embodiment of the present invention, and not intended to limit the scope of the present invention, and all modifications of equivalent structures and equivalent processes, which are made by using the contents of the present specification and the accompanying drawings, or directly or indirectly applied to other related technical fields, are included in the scope of the present invention.
Claims (8)
1. An information processing method applied to an electronic device, the method comprising:
detecting the residual electric quantity of the electronic equipment, and acquiring the working state of the electronic equipment, wherein the electronic equipment at least comprises a first working state for representing that the electronic equipment is in a state capable of receiving an operation instruction of at least one peripheral and a second working state for representing that the electronic equipment is in a state capable of receiving only a starting operation instruction;
acquiring a switching state of a control mode of a charger chip of the electronic equipment based on the residual capacity and the working state of the electronic equipment;
when the control mode of the charger chip needs to be switched between a standard downlink port control mode and a charging downlink port control mode, increasing a transition mode aiming at the charger chip; wherein the transition mode is a mode in which only a charging current is supplied;
wherein, the obtaining of the switching state of the control mode of the charger chip of the electronic device based on the remaining capacity and the working state of the electronic device includes:
when the electronic equipment is in a second working state and the residual capacity of the electronic equipment is switched between the first residual capacity and the second residual capacity, it is determined that the electronic equipment needs to be switched between a standard downlink port mode and a charging downlink port mode.
2. The method according to claim 1, wherein the obtaining of the switching state of the control mode of the charger chip of the electronic device based on the remaining power and the operating state of the electronic device comprises:
when the working state of the electronic equipment is switched between a first working state and a second working state, and the residual capacity of the electronic equipment in the second working state is a second residual capacity, determining that the electronic equipment needs to be switched between a standard downlink port mode and a charging downlink port mode.
3. The method according to any one of claims 1-2, further comprising:
and inputting a corresponding control mode to the charger chip through at least one target interface.
4. The method of claim 3,
the at least one target interface comprises: a first target interface, a second target interface, and a third target interface; each target interface acquires a control signal by receiving a high level or a low level;
accordingly, the method can be used for solving the problems that,
the receiving, through at least one target interface, a control pattern for the charger chip includes:
respectively receiving a high-level or low-level control signal based on the first target interface, the second target interface and the third target interface;
and taking the control signals received through the first target interface, the second target interface and the third target interface as control instructions, and adjusting the control mode aiming at the charger chip based on the control instructions.
5. An electronic device, characterized in that the electronic device comprises:
the electronic equipment at least comprises a first working state and a second working state, wherein the first working state indicates that the electronic equipment is in a first working state capable of receiving an operation instruction of at least one peripheral, and the second working state indicates that the electronic equipment is in a second working state capable of receiving only an opening operation instruction;
the charger chip control unit is used for acquiring the switching state of the control mode of the charger chip of the electronic equipment based on the residual electric quantity and the working state of the electronic equipment; when the control mode of the charger chip needs to be switched between a standard downlink port control mode and a charging downlink port control mode, increasing a transition mode aiming at the charger chip; wherein the transition mode is a mode in which only a charging current is supplied;
the charger chip control unit is configured to determine that the electronic device needs to be switched between a standard downlink port mode and a charging downlink port mode when the electronic device is in a second working state and the remaining power of the electronic device is switched between the first remaining power and the second remaining power.
6. The electronic device according to claim 5, wherein the charger chip control unit is configured to determine that the electronic device needs to be switched between a standard downstream port mode and a charging downstream port mode when an operating state of the electronic device is switched between a first operating state and a second operating state and a remaining capacity of the electronic device in the second operating state is a second remaining capacity.
7. The electronic device according to any of claims 5-6, wherein the charger chip control unit is configured to input a corresponding control mode to the charger chip via at least one target interface.
8. The electronic device of claim 7, wherein the at least one target interface comprises: a first target interface, a second target interface, and a third target interface; each target interface acquires a control signal by receiving a high level or a low level;
the charger chip control unit is used for receiving control signals of high level or low level respectively based on the first target interface, the second target interface and the third target interface;
and taking the control signals received through the first target interface, the second target interface and the third target interface as control instructions, and adjusting the control mode aiming at the charger chip based on the control instructions.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710198867.6A CN107104478B (en) | 2017-03-29 | 2017-03-29 | Information processing method and electronic equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710198867.6A CN107104478B (en) | 2017-03-29 | 2017-03-29 | Information processing method and electronic equipment |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107104478A CN107104478A (en) | 2017-08-29 |
CN107104478B true CN107104478B (en) | 2020-05-26 |
Family
ID=59675160
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710198867.6A Active CN107104478B (en) | 2017-03-29 | 2017-03-29 | Information processing method and electronic equipment |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107104478B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108536267B (en) * | 2018-03-30 | 2021-07-16 | 联想(北京)有限公司 | Information processing method and electronic device |
CN111782286B (en) * | 2020-06-30 | 2022-11-22 | 联想(北京)有限公司 | Control method and electronic equipment |
CN112332513B (en) * | 2020-10-12 | 2022-03-29 | 合肥联宝信息技术有限公司 | Electronic equipment and power control method thereof |
CN113422411A (en) * | 2021-06-29 | 2021-09-21 | 百富计算机技术(深圳)有限公司 | PD charging circuit and POS machine |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5634608B2 (en) * | 2010-09-02 | 2014-12-03 | ヒューレット−パッカード デベロップメント カンパニー エル.ピー.Hewlett‐Packard Development Company, L.P. | Charging port |
US9424127B2 (en) * | 2013-02-01 | 2016-08-23 | Broadcom Corporation | Charger detection and optimization prior to host control |
-
2017
- 2017-03-29 CN CN201710198867.6A patent/CN107104478B/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN107104478A (en) | 2017-08-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1416381B1 (en) | System and method for preserving state data of a personal computer in a standby state in the event of an ac power failure | |
US8407495B2 (en) | Information processor and power supply method for an information processor | |
JP3974510B2 (en) | Computer apparatus, power management method, and program | |
CN107104478B (en) | Information processing method and electronic equipment | |
US20090063877A1 (en) | Systems and methods for power management | |
US9104396B2 (en) | Electronic apparatus, charging control device, and charging control method | |
US9678554B2 (en) | Low power mode operation when charging a device | |
EP2735936A2 (en) | Power control system and power control method | |
EP2843502B1 (en) | Information processing device, information processing method, and program | |
US9195297B2 (en) | Bridging device for connecting to a host executes a power saving operation or a polling operation according to status detected by the connection detector | |
CN106292989A (en) | A kind of information processing method and electronic equipment | |
CN103902011A (en) | Electronic device controlling method and electronic device | |
JPH11102253A (en) | Pen input information processing device, pen input information processing device control circuit, and pen input information processing device control method | |
CN102955557A (en) | Universal serial bus charging device and method | |
US11099621B2 (en) | Real time clock battery power management | |
WO2016180241A1 (en) | Energy-conservation management method and apparatus for terminal and terminal | |
WO2007037398A1 (en) | Wireless apparatus terminal and control method thereof | |
KR101128251B1 (en) | Apparatus and method for controling power saving by devices of executed program | |
CN103257597B (en) | Control method and electronic equipment | |
US20080086648A1 (en) | Method for adjusting a charging time of an electronic device coupled to a computer system | |
TWI433374B (en) | Electrical device and battery management method thereof | |
US20150123875A1 (en) | Power management device and method | |
CN105653380B (en) | Control method and electronic equipment | |
CN109616836B (en) | Foreign matter cleaning method and device for Type-c interface, storage medium and electronic equipment | |
CN111969678A (en) | Terminal quick charging method, device, equipment and storage medium based on high-pass platform |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |