[go: up one dir, main page]

CN106896766B - A kind of ultrasonic guided wave signals acquisition system based on FPGA - Google Patents

A kind of ultrasonic guided wave signals acquisition system based on FPGA Download PDF

Info

Publication number
CN106896766B
CN106896766B CN201710125691.1A CN201710125691A CN106896766B CN 106896766 B CN106896766 B CN 106896766B CN 201710125691 A CN201710125691 A CN 201710125691A CN 106896766 B CN106896766 B CN 106896766B
Authority
CN
China
Prior art keywords
control
circuit
acquisition
chip
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201710125691.1A
Other languages
Chinese (zh)
Other versions
CN106896766A (en
Inventor
何存富
王森
吴强
刘增华
吴斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing University of Technology
Original Assignee
Beijing University of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing University of Technology filed Critical Beijing University of Technology
Priority to CN201710125691.1A priority Critical patent/CN106896766B/en
Publication of CN106896766A publication Critical patent/CN106896766A/en
Application granted granted Critical
Publication of CN106896766B publication Critical patent/CN106896766B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/04Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • G05B19/0423Input/output
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/20Pc systems
    • G05B2219/24Pc safety
    • G05B2219/24215Scada supervisory control and data acquisition

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Circuit For Audible Band Transducer (AREA)

Abstract

A kind of supersonic guide-wave acquisition system based on FPGA, belongs to field of non destructive testing.The invention proposes a kind of systems for ultrasonic guided wave signals acquisition, control module is received and dispatched including programme-controlled gain circuit, AD Acquisition Circuit, DA conversion circuit, control logic module and PCIe, PCIe transmitting-receiving control module receives the control instruction sent by PCIe interface, control parameter is sent to control logic module after parsing, control logic module controls AD Acquisition Circuit respectively according to control parameter and carries out signal and the progress gain control work of DA conversion circuit.Sample frequency can be changed by sending control command according to actual condition, change sampling number and signal gain size.Control instruction transmission is carried out using PCIe coffret and place system and data are transmitted.Using the acquisition system of development, effectively ultrasonic guided wave signals can be acquired, there is certain application value.

Description

A kind of ultrasonic guided wave signals acquisition system based on FPGA
Technical field
The ultrasonic guided wave signals acquisition system based on FPGA that the present invention relates to a kind of, belongs to field of ultrasonic nondestructive detection, can For acquiring ultrasonic guided wave signals, it can control the gain size of signal, pass through PCIe bus transfer sampled data control instruction.
Background technique
The features such as ultrasonic guided wave detection technology has detection speed fast, and detecting distance is long has in industrial ultrasonic detection field Have a wide range of applications.Ultrasonic guided wave signals acquisition system occupies an important position in ultrasonic guided wave detecting system.Ultrasound is led Sampling request of the wave under different detection working conditions is different, and ultrasonic guided wave signals acquisition, which needs to realize, can amplify ultrasound The function of guided wave signals, and sampling number and sample frequency can be changed according to different working condition requirements.Also, it utilizes super When guided Waves detection technique, since supersonic guide-wave propagation distance is remote, frequency is high, and higher sample rate and faster data is needed to pass Defeated mode.Therefore, it is necessary to one kind can control gain, sampling number and sampling length be exclusively used in ultrasonic guided wave signals acquisition Acquisition system, and data transmission bauds with higher.
Summary of the invention
The present invention is directed to design a kind of ultrasonic guided wave signals acquisition system, which has signal gain controllable, sampled point The several and controllable feature of sample frequency.The system, can using PCIe data coffret transmission sampled data and control instruction The gain size and sample frequency and sampling number of control ultrasonic guided wave signals.
To achieve the above object, the present invention uses following design scheme:
A kind of ultrasonic guided wave signals acquisition system based on FPGA, including programme-controlled gain circuit (1), AD Acquisition Circuit (2), DA conversion circuit (3), control logic module (4) and PCIe transmitting-receiving control module (5), programme-controlled gain circuit (1) and AD acquisition electricity Road (2) connection, AD Acquisition Circuit (2) and control logic module (4) connection, control logic module (4) and PCIe transmitting-receiving control mould Block (5) connection, control logic module (4) are connect by DA conversion circuit (3) with programme-controlled gain circuit (1).PCIe transmitting-receiving control The PCIe interface of system where the connection of module control signal input terminal, PCIe receive and dispatch the connection control of control module control signal output The control signal input of logic module processed, the control signal output and data output end of control logic module are connected to DA and turn Circuit is changed, the analog output signal of DA conversion circuit is connected to the gain control signal input terminal of programme-controlled gain circuit, program-controlled increasing The signal input part of beneficial circuit connects supersonic guide-wave sensor, the signal output end connection AD Acquisition Circuit of programme-controlled gain circuit Signal input part, the control signal output of the control signal input connection control logic module of AD Acquisition Circuit, AD acquisition The data input pin of the data output end connection control logic module of circuit, the data output end of control logic module connect PCIe The data input pin of control module is received and dispatched, the PCIe interface of system where PCIe receives and dispatches the data output end connection of control module.
Programme-controlled gain circuit includes that front end follows circuit, programmable amplifying circuit and rear end to follow circuit;Front end follows circuit Circuit is followed by the type signal that OPA340 chip and related resistors capacitor form, it is super that front end follows the input terminal of circuit to connect Acoustic conductance wave sensor receives the ultrasonic guided wave signals that electric signal is converted to by supersonic guide-wave sensor.Front end follows the defeated of circuit Outlet connects the typical programmable amplifying circuit being made of AD8367 chip and related resistors capacitor, the INPT input of AD8367 chip End connection front end follows the output end of circuit, the analog output of the GAIN input terminal connection DA conversion circuit of AD8367 chip End controls amplification factor by the analog signal amplitude that the end GAIN of AD8367 chip inputs, and DA circuit passes through output analog voltage Control amplification factor.The VOUT output end connection rear end of AD8367 chip follows circuit.Rear end follows circuit by AD8065 chip Circuit is typically followed with relevant capacitor resistance composition.AD8367 in the end+IN connection programmable amplifying circuit of AD8065 chip The VOUT output end of chip follows the signal by amplification, and the Vout output end of AD8065 chip exports the signal followed, connection The analog input end of AD Acquisition Circuit.
AD Acquisition Circuit includes differential conversion circuit and D/A converting circuit, differential conversion circuit by LMH6550 chip with And related resistors capacitor composition, the output end of the input terminal connection programme-controlled gain circuit of differential conversion circuit will be put by gain Big signal is converted to differential signal, is transmitted to D/A converting circuit.D/A converting circuit is by ADC12040 chip and Xiang Guan electricity It hinders capacitor to constitute, analog input end connects the difference output end of differential conversion circuit, the CLK input of ADC12040 chip Connect the sampling clock output signal of control logic module, the power down control of the end the PD connection control logic module of ADC12040 chip Signal processed, andWhat end was separately connected control logic module makes can control signal, the end the D0~D11 output of ADC12040 chip By the digital quantity of analog-to-digital conversion, the data input pin of control logic module is connected, by control logic module control AD acquisition electricity Road work.
DA conversion circuit is made of MAX5102 chip and related resistors capacitor, and D0~D7 input terminal of MAX5102 chip connects Connect the gain control data output end of control logic module, the increasing of the WR# input terminal connection control logic module of MAX5102 chip The OUTA output end of beneficial write control signal, MAX5102 chip exports the analog level after digital-to-analogue conversion, is transmitted to program-controlled increasing The gain control input of beneficial circuit.
Control logic module is made of AD acquisition controller, trigger collection controller and programmed gain control device.AD acquisition Controller control signal input terminal connects the control signal output of PCIe transmitting-receiving control module, the sampling touching of AD acquisition controller It sends out input terminal and connects trigger collection controller output end, PCIe transmitting-receiving control module is connect by writing the register of AD acquisition controller Mouth input control parameter.Trigger collection controller controls AD acquisition controller trigger collection signal.The output of AD acquisition controller is adopted Sample clock connects the CLK input end of clock of ADC12040 chip in AD Acquisition Circuit, and AD acquisition controller exports power down control letter Number connection AD Acquisition Circuit in ADC12040 chip PD power down control signal, AD acquisition controller export enable signal connection ADC12040 chip in AD Acquisition CircuitEnabled control signal.The data input pin connection AD of AD acquisition controller is adopted Data output end D0~D11 of ADC12040 chip in collector.The data output end connection PCIe transmitting-receiving of AD acquisition controller The data input pin of control module.AD acquisition controller receives and dispatches the acquisition control parameter that control module inputs according to by PCIe, with And it is worked by the trigger signal control signal control AD Acquisition Circuit of adopting that trigger collection controller inputs.AD acquisition controller It exports after collected data are buffered to PCIe and receives and dispatches control module.
The control signal output of the control signal input connection PCIe transmitting-receiving control module of trigger collection controller, is adopted Collect the trigger collection signal input part of the control signal output connection AD acquisition controller of trigger controller.PCIe transmitting-receiving control Module is by writing the register input control parameter of trigger collection controller, and trigger collection controller is according to the control parameter of input Trigger collection interval is calculated, and generates trigger collection signal, output to AD acquisition controller controls the work of AD acquisition controller.
The control signal output of the control signal input connection PCIe transmitting-receiving control module of programmed gain control device, journey Control the WR# input terminal of MAX5102 chip in the write control signal output end connection DA conversion circuit of gain controller, programme-controlled gain D0~D7 input terminal of MAX5102 chip in the data output end connection DA conversion circuit of controller.PCIe receives and dispatches control module By the register input control parameter of programmed gain control device, programmed gain control device is write according to the generation of the control parameter of input The data of signal and DA conversion are controlled, output to programme-controlled gain circuit controls the work of programme-controlled gain circuit.
The PCIe interface of system where PCIe receives and dispatches the control signal input connection of control module, PCIe transmitting-receiving control mould The control signal input of the control signal output connection control logic module of block, PCIe receive and dispatch the data input of control module The data output end of end connection control logic module, the PCIe of system where PCIe receives and dispatches the data output end connection of control module Interface.PCIe transmitting-receiving control module receives the control instruction message sent from the PCIe interface of place system, exports after parsing To control logic module, PCIe transmitting-receiving control module receives the data sent from control logic module, is sent to after group packet The PCIe interface of place system.
The place system of acquisition system of the present invention sends control instruction to PCIe transmitting-receiving control mould by PCIe interface Block parses control instruction in PCIe transmitting-receiving control module, wherein order parameter include sampling number, sample frequency, Frequency and gain size are triggered, order parameter is sent to control logic module, AD acquisition controller in control logic module is adopted Collection trigger controller and programmed gain control device generate control signal according to the parameter for being sent to respective register respectively.AD acquisition Controller generates control signal according to the sampling number and sampling frequency parameters of transmission, and control AD Acquisition Circuit acquisition ultrasound is led Wave signal.Trigger collection controller generates trigger signal, control AD acquisition controller work according to the triggering frequency parameter of transmission. Programmed gain control device generates control signal and gain data according to the gain control parameter of transmission, control programme-controlled gain shop road into Row work.After AD Acquisition Circuit work, collected data are transmitted to AD acquisition controller, AD acquisition controller by data into PCIe transmitting-receiving control module is sent to after row buffering, PCIe transmitting-receiving control module sends data to data by PCIe interface Place system.
Compared with prior art, the invention has the following beneficial effects:
1, ultrasonic guided wave signals gain controllable, gain factor 0dB~40dB, facilitates signal to magnify;
2, ultrasonic guided wave signals sampling length is variable, can facilitate the ultrasound chosen in effective range with setting length variation Guided wave signals are acquired;
3, ultrasonic guided wave signals sample frequency is variable, can be respectively set to 40M, 20M, 10M, 5M;
4, ultrasonic guided wave signals trigger collection changeable frequency, can be with setting triggering frequency variation.
Detailed description of the invention
Fig. 1 is a kind of systematic schematic diagram of the ultrasonic guided wave signals acquisition system based on FPGA of the present invention.
Fig. 2 is a kind of fast block diagram of control logic mould of the ultrasonic guided wave signals acquisition system based on FPGA of the present invention.
Fig. 3 is a kind of programme-controlled gain circuit diagram of the ultrasonic guided wave signals acquisition system based on FPGA of the present invention.
Fig. 4 is a kind of AD Acquisition Circuit schematic diagram of the ultrasonic guided wave signals acquisition system based on FPGA of the present invention.
Fig. 5 is a kind of DA conversion circuit schematic diagram of the ultrasonic guided wave signals acquisition system based on FPGA of the present invention.
Specific embodiment
Present invention will be further explained below with reference to the attached drawings and examples, and to be descriptive be not following embodiment It is limited, it cannot be limited the scope of protection of the present invention with this.
A kind of ultrasonic guided wave signals acquisition system based on FPGA, it is including program-controlled if Fig. 1 is systematic schematic diagram of the invention Gain circuitry (1), AD Acquisition Circuit (2), DA conversion circuit (3), control logic module (4) and PCIe transmitting-receiving control module (5). The PCIe interface of system, PCIe receive and dispatch control module control where the PCIe transmitting-receiving control module control signal input connection Signal output end connects the control signal input of control logic module, the control signal output and data of control logic module Output end is connected to DA conversion circuit, and the analog output signal of DA conversion circuit is connected to the gain control letter of programme-controlled gain circuit The signal input part of number input terminal, programme-controlled gain circuit connects supersonic guide-wave sensor, the signal output end of programme-controlled gain circuit Connect the signal input part of AD Acquisition Circuit, the control letter of the control signal input connection control logic module of AD Acquisition Circuit Number output end, the data input pin of the data output end connection control logic module of AD Acquisition Circuit, the number of control logic module According to the data input pin of output end connection PCIe transmitting-receiving control module, where the data output end that PCIe receives and dispatches control module connects The PCIe interface of system.
Programme-controlled gain circuit includes that front end follows circuit, programmable amplifying circuit and rear end to follow circuit;Front end follows circuit Circuit is followed by the type signal that OPA340 chip and related resistors capacitor form, it is super that front end follows the input terminal of circuit to connect Acoustic conductance wave sensor receives the ultrasonic guided wave signals that electric signal is converted to by supersonic guide-wave sensor.Front end follows the defeated of circuit Outlet connects the typical programmable amplifying circuit being made of AD8367 chip and related resistors capacitor, the INPT input of AD8367 chip End connection front end follows the output end of circuit, the analog output of the GAIN input terminal connection DA conversion circuit of AD8367 chip End controls amplification factor by the analog signal amplitude that the end GAIN of AD8367 chip inputs, and DA circuit passes through output analog voltage Control amplification factor.The VOUT output end connection rear end of AD8367 chip follows circuit.Rear end follows circuit by AD8065 chip Circuit is typically followed with relevant capacitor resistance composition.AD8367 in the end+IN connection programmable amplifying circuit of AD8065 chip The VOUT output end of chip follows the signal by amplification, and the Vout output end of AD8065 chip exports the signal followed, connection The analog input end of AD Acquisition Circuit.
AD Acquisition Circuit includes differential conversion circuit and D/A converting circuit, differential conversion circuit by LMH6550 chip with And related resistors capacitor composition, the output end of the input terminal connection programme-controlled gain circuit of differential conversion circuit will be put by gain Big signal is converted to differential signal, is transmitted to D/A converting circuit.D/A converting circuit is by ADC12040 chip and Xiang Guan electricity It hinders capacitor to constitute, analog input end connects the difference output end of differential conversion circuit, the CLK input of ADC12040 chip Connect the sampling clock output signal of control logic module, the power down control of the end the PD connection control logic module of ADC12040 chip Signal processed, andWhat end was separately connected control logic module makes can control signal, the end the D0~D11 output of ADC12040 chip By the digital quantity of analog-to-digital conversion, the data input pin of control logic module is connected, by control logic module control AD acquisition electricity Road work.
DA conversion circuit is made of MAX5102 chip and related resistors capacitor, and D0~D7 input terminal of MAX5102 chip connects Connect the gain control data output end of control logic module, the increasing of the WR# input terminal connection control logic module of MAX5102 chip The OUTA output end of beneficial write control signal, MAX5102 chip exports the analog level after digital-to-analogue conversion, is transmitted to program-controlled increasing The gain control input of beneficial circuit.
Control logic module is made of AD acquisition controller, trigger collection controller and programmed gain control device.
AD acquisition controller control signal input connects the control signal output of PCIe transmitting-receiving control module, AD acquisition The sampling triggering input terminal of controller connects trigger collection controller output end, and PCIe receives and dispatches control module by writing AD acquisition control The register interface input control parameter of device processed.Trigger collection controller controls AD acquisition controller trigger collection signal.AD is adopted Collect the CLK input end of clock of ADC12040 chip in controller output sampling clock connection AD Acquisition Circuit, AD acquisition controller The PD power down control signal of ADC12040 chip in electric control signal connection AD Acquisition Circuit is fallen in output, and AD acquisition controller is defeated ADC12040 chip in enable signal connection AD Acquisition Circuit outEnabled control signal.The data of AD acquisition controller Input terminal connects data output end D0~D11 of ADC12040 chip in AD Acquisition Circuit.The data of AD acquisition controller export The data input pin of end connection PCIe transmitting-receiving control module.AD acquisition controller is according to adopting by PCIe transmitting-receiving control module input Collect control parameter, and work is carried out by the trigger signal control signal control AD Acquisition Circuit of adopting that trigger collection controller inputs Make.AD acquisition controller exports to PCIe after being buffered collected data and receives and dispatches control module.
When it is implemented, designing AD acquisition controller according to the working sequence of ADC12040 chip, core code includes Acquisition control state machine, sampling number counter and sample frequency generator.Acquisition state controller includes two states: etc. State to be collected and acquisition state, when waiting acquisition state, the PD power down control of output control signal connection ADC12040 chip Input terminal is high level, output control signal connection ADC12040 chipEnabled control signal is high level, at this time A/D chip does not work, and does not acquire signal.When acquisition state, the PD power down control of output control signal connection ADC12040 chip is defeated Entering end is low level, output control signal connection ADC12040 chipEnabled control signal is low level, at this time AD Chip operation starts to acquire data.
Sampling number counter carries out sample count according to the control parameter of input, until count value reaches setting value time control Acquisition control state machine processed enters waiting acquisition state.
It is 40MHz, 20MHz, 10MHz, 5MHz that sample frequency generator, which mainly utilizes four counters to generate frequency respectively, Clock signal, corresponding sampled clock signal is exported according to the control parameter of input, the sampled clock signal of output connects AD The CLK input end of clock of ADC12040 chip in sample circuit.
The control signal output of the control signal input connection PCIe transmitting-receiving control module of trigger collection controller, is adopted Collect the trigger collection signal input part of the control signal output connection AD acquisition controller of trigger controller.PCIe transmitting-receiving control Module is by writing the register input control parameter of trigger collection controller, and trigger collection controller is according to the control parameter of input Trigger collection interval is calculated, and generates trigger collection signal, output to AD acquisition controller controls the work of AD acquisition controller.
When it is implemented, trigger collection controller core is a counter, counter according to the control parameter of input into Row counts, and when counting reaches setting value, generates sampling trigger signal, exports to AD acquisition controller, make AD acquisition controller Into acquisition state.
The control signal output of the control signal input connection PCIe transmitting-receiving control module of programmed gain control device, journey Control the WR# input terminal of MAX5102 chip in the write control signal output end connection DA conversion circuit of gain controller, programme-controlled gain D0~D7 input terminal of MAX5102 chip in the data output end connection DA conversion circuit of controller.PCIe receives and dispatches control module By the register input control parameter of programmed gain control device, programmed gain control device is write according to the generation of the control parameter of input The data of signal and DA conversion are controlled, output to programme-controlled gain circuit controls the work of programme-controlled gain circuit.
When it is implemented, programmed gain control device according to the chip operation timing of MAX5102 chip in DA conversion circuit into Row control is controlled according to the gain control parameter of input by D0~D7 pin of gain control word write-in MAX5102 chip WR# pin completes write operation.
The PCIe interface of system where PCIe receives and dispatches the control signal input connection of control module, PCIe transmitting-receiving control mould The control signal input of the control signal output connection control logic module of block, PCIe receive and dispatch the data input of control module The data output end of end connection control logic module, the PCIe of system where PCIe receives and dispatches the data output end connection of control module Interface.PCIe transmitting-receiving control module receives the control instruction message sent from the PCIe interface of place system, exports after parsing To control logic module, PCIe transmitting-receiving control module receives the data sent from control logic module, is sent to after group packet The PCIe interface of place system.

Claims (4)

1. a kind of ultrasonic guided wave signals acquisition system based on FPGA, it is characterised in that: the system includes programme-controlled gain circuit (1), AD Acquisition Circuit (2), DA conversion circuit (3), control logic module (4) and PCIe transmitting-receiving control module (5), programme-controlled gain Circuit (1) and AD Acquisition Circuit (2) connection, AD Acquisition Circuit (2) and control logic module (4) connection, control logic module (4) With PCIe transmitting-receiving control module (5) connection, control logic module (4) is connected by DA conversion circuit (3) and programme-controlled gain circuit (1) It connects;The PCIe interface of system, PCIe receive and dispatch control module where the PCIe transmitting-receiving control module control signal input connection Control signal output connect control logic module control signal input, the control signal output of control logic module and Data output end is connected to the control signal and data input pin of DA conversion circuit, and the analog output signal of DA conversion circuit connects It is connected to the gain control signal input terminal of programme-controlled gain circuit, the signal input part connection supersonic guide-wave sensing of programme-controlled gain circuit Device, the signal input part of the signal output end connection AD Acquisition Circuit of programme-controlled gain circuit, the control signal of AD Acquisition Circuit are defeated Enter the control signal output of end connection control logic module, the data output end connection control logic module of AD Acquisition Circuit Data input pin, the data input pin of the data output end connection PCIe transmitting-receiving control module of control logic module, PCIe transmitting-receiving The PCIe interface of system where the data output end connection of control module;
The control logic module is made of AD acquisition controller, trigger collection controller and programmed gain control device;AD acquisition Controller control signal input terminal connects the control signal output of PCIe transmitting-receiving control module, the sampling touching of AD acquisition controller It sends out input terminal and connects trigger collection controller output end, PCIe transmitting-receiving control module is connect by writing the register of AD acquisition controller Mouth input control parameter;Trigger collection controller controls AD acquisition controller trigger collection signal;The output of AD acquisition controller is adopted Sample clock connects the CLK input end of clock of ADC12040 chip in AD Acquisition Circuit, and AD acquisition controller exports power down control letter Number connection AD Acquisition Circuit in ADC12040 chip PD power down control signal, AD acquisition controller export enable signal connection ADC12040 chip in AD Acquisition CircuitEnabled control signal;The data input pin connection AD of AD acquisition controller is adopted Data output end D0~D11 of ADC12040 chip in collector;The data output end connection PCIe transmitting-receiving of AD acquisition controller The data input pin of control module;AD acquisition controller receives and dispatches the acquisition control parameter that control module inputs according to by PCIe, with And it is worked by the trigger signal control signal control AD Acquisition Circuit of adopting that trigger collection controller inputs;AD acquisition controller It exports after collected data are buffered to PCIe and receives and dispatches control module;
The control signal output of the control signal input connection PCIe transmitting-receiving control module of trigger collection controller, acquisition touching Send out the trigger collection signal input part of the control signal output connection AD acquisition controller of controller;PCIe receives and dispatches control module By writing the register input control parameter of trigger collection controller, trigger collection controller is calculated according to the control parameter of input Trigger collection interval, and trigger collection signal is generated, output to AD acquisition controller controls the work of AD acquisition controller;
The control signal output of the control signal input connection PCIe transmitting-receiving control module of programmed gain control device, program-controlled increasing The WR# input terminal of MAX5102 chip, programmed gain control in the write control signal output end connection DA conversion circuit of beneficial controller D0~D7 input terminal of MAX5102 chip in the data output end connection DA conversion circuit of device;PCIe transmitting-receiving control module passes through The register input control parameter of programmed gain control device, programmed gain control device write control according to the generation of the control parameter of input The data of signal and DA conversion, output to programme-controlled gain circuit control the work of programme-controlled gain circuit.
2. a kind of ultrasonic guided wave signals acquisition system based on FPGA according to claim 1, it is characterised in that: the journey Controlling gain circuitry includes that front end follows circuit, programmable amplifying circuit and rear end to follow circuit;Front end follows circuit by OPA340 core The type signal of piece and related resistors capacitor composition follows circuit, and front end follows the input terminal of circuit to connect supersonic guide-wave sensing Device receives the ultrasonic guided wave signals that electric signal is converted to by supersonic guide-wave sensor;Front end follow circuit output end connect by The INPT input terminal of the typical programmable amplifying circuit of AD8367 chip and related resistors capacitor composition, AD8367 chip connects front end The output end of circuit is followed, the GAIN input terminal of AD8367 chip is gain control signal input terminal;The VOUT of AD8367 chip Output end connection rear end follows circuit;Rear end follows circuit to be made of AD8065 chip and relevant capacitor resistance and typically follows electricity Road;The VOUT output end of AD8367 chip in the end+IN connection programmable amplifying circuit of AD8065 chip, follows by amplification The Vout output end of signal, AD8065 chip is signal output end, exports signal to be collected.
3. a kind of ultrasonic guided wave signals acquisition system based on FPGA according to claim 1, it is characterised in that: the AD Acquisition Circuit includes differential conversion circuit and analog to digital conversion circuit, and differential conversion circuit is by LMH6550 chip and related resistors The input terminal of capacitor composition, differential conversion circuit is signal input part, and input signal is converted to differential signal, is transmitted to modulus Conversion circuit;Analog to digital conversion circuit is made of ADC12040 chip and related resistors capacitor, and analog input end connects difference The sampling clock of the difference output end of conversion circuit, the CLK input connection control logic module of ADC12040 chip exports letter Number, the PD input terminal of ADC12040 chip andInput terminal is control signal input, and D0~D11 of ADC12040 chip is defeated Outlet is data output end, exports the digital quantity Jing Guo analog-to-digital conversion.
4. a kind of ultrasonic guided wave signals acquisition system based on FPGA according to claim 1, it is characterised in that: the DA Conversion circuit is made of MAX5102 chip and related resistors capacitor, and D0~D7 input terminal of MAX5102 chip is data input End, the WR# input terminal of MAX5102 chip are control input signal, and the OUTA output end of MAX5102 chip is analog signal output End.
CN201710125691.1A 2017-03-05 2017-03-05 A kind of ultrasonic guided wave signals acquisition system based on FPGA Expired - Fee Related CN106896766B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710125691.1A CN106896766B (en) 2017-03-05 2017-03-05 A kind of ultrasonic guided wave signals acquisition system based on FPGA

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710125691.1A CN106896766B (en) 2017-03-05 2017-03-05 A kind of ultrasonic guided wave signals acquisition system based on FPGA

Publications (2)

Publication Number Publication Date
CN106896766A CN106896766A (en) 2017-06-27
CN106896766B true CN106896766B (en) 2019-03-05

Family

ID=59185759

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710125691.1A Expired - Fee Related CN106896766B (en) 2017-03-05 2017-03-05 A kind of ultrasonic guided wave signals acquisition system based on FPGA

Country Status (1)

Country Link
CN (1) CN106896766B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113008993A (en) * 2021-03-01 2021-06-22 南京航空航天大学 Ultrasonic guided wave attenuation compensation device and method

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101185580A (en) * 2006-11-15 2008-05-28 深圳迈瑞生物医疗电子股份有限公司 Method and apparatus for gathering ultrasonic diagnosis system high-speed radio-frequency echo wave data
KR101189907B1 (en) * 2010-07-29 2012-10-15 한국수력원자력 주식회사 Automated Ultrasonic Digital Board for Buffering and Transmission of Multi Channel, High Speed ADC Data
CN102551810B (en) * 2012-03-09 2014-03-12 华南师范大学 Multichannel synchronous real-time digitalized photoacoustic imaging device and method
CN104856726B (en) * 2015-06-04 2017-05-24 上海爱声生物医疗科技有限公司 Novel intravascular ultrasonic imaging capture card and ultrasonic imaging system
CN205788174U (en) * 2016-06-12 2016-12-07 无锡海鹰电子医疗系统有限公司 A kind of diasonograph based on USB3.0 and FPGA acquisition controlling

Also Published As

Publication number Publication date
CN106896766A (en) 2017-06-27

Similar Documents

Publication Publication Date Title
CN201489356U (en) Servo driver of alternating current asynchronous motor
CN202510111U (en) Multi-channel data acquisition circuit applied to array induction logging instrument
CN102116246A (en) Device, system and method for monitoring efficiency of hydro-electric generating set
CN204087204U (en) Based on the Large Copacity multi-channel synchronous high-speed data acquisition card of FPGA
CN202057414U (en) Mining noise sensor
CN106896766B (en) A kind of ultrasonic guided wave signals acquisition system based on FPGA
CN201540469U (en) Data Acquisition Device
CN110048718A (en) A kind of data collecting card
CN202904029U (en) Low-power nuclear signal pulse amplitude analyzer
CN2757310Y (en) Mixed power electronic breaker observe and control device
CN104535176A (en) Vibration and noise detection apparatus and method
CN104678122A (en) Method for identifying rotation speed high teeth based on multi-point bubbling method
CN107966207B (en) On-load tap changer vibration signal acquisition device and analysis system
CN104897249A (en) Ultrasonic flow measuring test device and measuring method
CN201302717Y (en) High precision sensor signal collector
CN102645554B (en) High-precision time difference capturing and measuring device having bidirectional identification function
CN108918937A (en) A kind of general card oscillograph based on pci interface
CN107942913A (en) A kind of multichannel vibrational state parameter acquisition control sequential device
CN203732203U (en) ARM-based wheel dynamic balance measuring system
CN203720588U (en) Signal acquisition device
CN208872797U (en) A kind of general card oscillograph and system based on pci interface
CN201589804U (en) A digital oscilloscope with digital-to-analog conversion function
CN202026297U (en) Intelligent expansion interface of double-pulse signal generator
CN101738332A (en) State information acquiring device of small satellite executing mechanism
CN221860865U (en) A passive alarm switch and alarm device for 4-20mA loop

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190305

CF01 Termination of patent right due to non-payment of annual fee