CN106843453A - The control device and method of the CPU power consumption soared under platform - Google Patents
The control device and method of the CPU power consumption soared under platform Download PDFInfo
- Publication number
- CN106843453A CN106843453A CN201710082179.3A CN201710082179A CN106843453A CN 106843453 A CN106843453 A CN 106843453A CN 201710082179 A CN201710082179 A CN 201710082179A CN 106843453 A CN106843453 A CN 106843453A
- Authority
- CN
- China
- Prior art keywords
- programmable logic
- gpio
- power consumption
- logic controller
- gpio3
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Abstract
The invention discloses a kind of control device of the CPU power consumption under platform of soaring, including：Feiteng processor（1）, it is configured with three GPIO interfaces；Programmable Logic Controller（2）, by three GPIO interfaces and Feiteng processor（1）Connection, Feiteng processor（1）Standby, dormancy and high load condition are sent to Programmable Logic Controller by GPIO interface（2）；Analog switching circuit（3）, including three switching channels of series resistance, Programmable Logic Controller respectively（2）Control three break-makes of switching channels；Power-supply controller of electric（4）, power-supply controller of electric（4）Three feedback divider resistances correspond to the resistance of three switching channels series connection, power-supply controller of electric respectively（4）According to the predetermined voltage of resistance value correspondence output.The present invention realizes the control of CPU power consumption in Feiteng processor platform, and its hardware circuit design is simple, BOM low costs, and the software code exploitation amount of Programmable Logic Controller is small, it is easy to safeguard, present invention also offers a kind of CPU power consumption control method.
Description
Technical field
The invention belongs to the technical field of CPU power consumption control, and in particular to a kind of control of the CPU power consumption under platform of soaring
Device and method.
Background technology
Conventional portable notebook, all-in-one, desktop computer etc. are typically all using the Technical Architecture of intel.Its is standby, stop
Voltage-regulation under dormancy, high capacity environment has the application scheme of a set of maturation, and Intel imports since 6 series platforms
VR12（Voltage Regulator voltage-regulations）Specification, that is, SVID（Serial Voltage Identification
Series voltage is recognized）Pattern, the voltage of CPU is detected by CPU itself SVID buses, i.e. CPU is used as PMBUS (Power
Management Bus power managements bus) main equipment, SVID modules pass through DATA（Data）And CLK（Clock）Bus to
VRM（Voltage Regulator Module power management modules）Chip sends calling, waits for VRM chips to read electricity
Pressure configuration information.When calling of the VRM chips to SVID modules in CPU is responded, and read-out voltage configuration information, the main confessions of CPU
Electric VCORE（Voltage Core core voltages）Produce, regulate and control PWM according to CPU voltages afterwards（Pulse Width
Modulation pulsewidth modulations）The number of phases of power supply.Hardware circuit and communication mechanism have all formed a kind of mechanism of ammonium fixation, each
The cpu motherboard of series must be compatible with corresponding PWM controller, because CPU and VRM must be communicated by SVID buses, and
SVID is a kind of bus operation mode, and whole link needs the cooperation of software, and hardware cost is higher.
With highlighting for information security issue, independently can control computer system be increasingly subject to government and enterprise to pay attention to, adopt
A kind of trend is had become with the CPU platforms of production domesticization, operating system and the whole machine of system.Current domestic Feiteng processor is without only
Vertical SVID buses and APS（Active Phase Switching active phase transformation Switchings）Model mechanism, it is impossible to enough foundations
The voltage of CPU is powered the number of phases regulating and controlling PWM.
The content of the invention
It is an object of the invention to avoid control that is of the prior art not enough and providing a kind of CPU power consumption under platform of soaring
Device and method processed, so that domestic Feiteng processor can adjust the voltage of CPU under standby, dormancy and high capacity environment, from
And realize the control of CPU power consumption.
The purpose of the present invention is achieved through the following technical solutions：
On the one hand, there is provided a kind of control device of the CPU power consumption under platform of soaring, including：
Feiteng processor, the Feiteng processor is configured with three GPIO interfaces GPIO1, GPIO2, GPIO3；
Programmable Logic Controller, the Programmable Logic Controller passes through described three GPIO interfaces GPIO1, GPIO2, GPIO3 and soars
Processor is connected, and the Feiteng processor is born standby, dormancy and height by three GPIO interfaces GPIO1, GPIO2, the GPIO3
Load state is sent to Programmable Logic Controller；
Analog switching circuit, the analog switching circuit is connected with Programmable Logic Controller, and the analog switching circuit includes three
Switching channels S1, S2, S3, each switching channels S1, S2, S3 are in series with resistance respectively, and the Programmable Logic Controller is according to
The standby of Feiteng processor, dormancy is corresponding with high load condition controls three break-makes of switching channels S1, S2, S3 respectively；
Power-supply controller of electric, three feedback divider resistances of the power-supply controller of electric correspond to three switching channels S1, S2, S3 strings respectively
The resistance of connection, when wherein some connection in three switching channels S1, S2, S3, the power-supply controller of electric is according to connection
The resistance value correspondence that switching channels are connected exports predetermined voltage.
As a further improvement, the Programmable Logic Controller detects three GPIO interfaces GPIO1, GPIO2, GPIO3
Level state signal.
As a further improvement, level conversion electricity is also associated between the Programmable Logic Controller and Feiteng processor
Road.
As a further improvement, two GPJ interfaces are passed through between the Programmable Logic Controller and analog switching circuit
GPJ1, GPJ2 are connected.
As a further improvement, the power-supply controller of electric is pwm chip.
On the other hand, present invention also offers a kind of control method of the CPU power consumption under platform of soaring, using as described above
Control device, comprise the following steps：
S1, the Feiteng processor are according to a kind of operation shape in being currently at standby, dormancy, three kinds of running statuses of high capacity
State, one in configuration three GPIO interfaces GPIO1, GPIO2, GPIO3 is high level, and other two is low level, when being in
When standby, GPIO interface GPIO3 is high level, and when in dormancy, GPIO interface GPIO1 is high level, when in high capacity
When, GPIO interface GPIO2 is high level；
S2, Programmable Logic Controller detect three level states of GPIO interface GPIO1, GPIO2, GPIO3, work as GPIO interface
When GPIO3 is high level, the 3rd switching channels S3 conductings of analog switching circuit, voltage in power-supply controller of electric output are controlled；
When GPIO interface GPIO2 is high level, the second switch passage S2 conductings of analog switching circuit, power-supply controller of electric output are controlled
High voltage；When GPIO interface GPIO1 is high level, the first switch passage S1 conductings of analog switching circuit, power supply control are controlled
Device processed exports low-voltage.
As a further improvement, the middle voltage Vout=0.9V, high voltage Vout=0.95V, low-voltage Vout=
0.85V。
The present invention detects the GPIO1 of Feiteng processor, tri- states of GPIO of GPIO2, GPIO3 by Programmable Logic Controller
Judge Feiteng processor mode of operation, then Programmable Logic Controller is opened analog switching circuit and opened accordingly according to its mode of operation
Passage is closed, so as to set different CPU operating voltages, the control of CPU power consumption is realized.The present invention is realized in Feiteng processor platform
The control of CPU power consumption, its hardware circuit design is simple, BOM low costs, and Programmable Logic Controller software code exploitation amount
It is small, it is easy to safeguard.
Brief description of the drawings
Using accompanying drawing, the invention will be further described, but embodiment in accompanying drawing is not constituted to any limit of the invention
System, for one of ordinary skill in the art, on the premise of not paying creative work, can also obtain according to the following drawings
Other accompanying drawings.
Fig. 1 be soar the CPU power consumption under platform control device circuit block diagram.
Fig. 2 be soar the CPU power consumption under platform control method flow chart.
Specific embodiment
In order that those skilled in the art more fully understands technical scheme, it is below in conjunction with the accompanying drawings and specific real
Apply example the present invention is described in further detail, it is necessary to explanation, in the case where not conflicting, embodiments herein and
Feature in embodiment can be mutually combined.
The present invention is divided into hardware design and Software for Design two parts：Feiteng processor and programmable control are used in hardware design
Three GPIO are set up between device processed（General Purpose Input Output universal inputs/output）Interface, processor
Will be standby, dormancy and high load condition are sent to Programmable Logic Controller, Programmable Logic Controller parsing each GPIO shapes of CPU by GPIO
After state, then go to control analog switching circuit by the GPIO pins of itself, so as to realize suitable CPU operating voltages；Software sets
On meter, first under open state, system default is standby mode work, and Programmable Logic Controller continues waiting for order, when being connected to
After CPU dormancy or high capacity order, then perform corresponding operation.
As shown in figure 1, the control device of the CPU power consumption under platform of soaring provided in an embodiment of the present invention, including：Soar place
Reason device 1, the Feiteng processor 1 is configured with three GPIO interfaces GPIO1, GPIO2, GPIO3；
Programmable Logic Controller 2, the Programmable Logic Controller 2 passes through described three GPIO interfaces GPIO1, GPIO2, GPIO3 and flies
Rise processor 1 to connect, the Programmable Logic Controller 2 detects three level state letters of GPIO interface GPIO1, GPIO2, GPIO3
Number.The Feiteng processor 1 passes through three GPIO interfaces GPIO1, GPIO2, the GPIO3 by standby, dormancy and high load condition
It is sent to Programmable Logic Controller 2；
Analog switching circuit 3, the analog switching circuit 3 is connected with Programmable Logic Controller 2, and the analog switching circuit 3 includes
Three switching channels S1, S2, S3, each switching channels S1, S2, S3 are in series with resistance, the basis of the Programmable Logic Controller 2 respectively
The standby of the Feiteng processor 1, dormancy be corresponding with high load condition to control that three switching channels S1, S2, the S3's is logical respectively
It is disconnected, specifically, being connected by two GPJ interfaces GPJ1, GPJ2 between the Programmable Logic Controller 2 and analog switching circuit 3, lead to
Two GPJ interfaces GPJ1, GPJ2 input control signals are crossed, three switching channels S1, S2, S3 break-make controls are realized；
Power-supply controller of electric 4, the power-supply controller of electric 4 is pwm chip, three feedback partial pressure electricity of the power-supply controller of electric 4
Resistance corresponds to the resistance of three switching channels S1, S2, S3 series connection respectively, when in three switching channels S1, S2, S3 wherein some
During connection, the power-supply controller of electric 4 is according to the predetermined voltage of the resistance value correspondence output that the switching channels connected are connected.
As preferred embodiment, level conversion is also associated between the Programmable Logic Controller 2 and Feiteng processor 1
Circuit 5.Because Feiteng processor 1 and the both sides level of Programmable Logic Controller 2 are inconsistent, it is necessary to be added between both interface levels
Level shifting circuit.
Present invention also offers a kind of control method of the CPU power consumption under platform of soaring, filled using control as described above
Put, comprise the following steps：
S1, the Feiteng processor 1 are according to a kind of operation shape in being currently at standby, dormancy, three kinds of running statuses of high capacity
State, one in configuration three GPIO interfaces GPIO1, GPIO2, GPIO3 is high level, and other two is low level, when being in
When standby, GPIO interface GPIO3 is high level, and when in dormancy, GPIO interface GPIO1 is high level, when in high capacity
When, GPIO interface GPIO2 is high level；
S2, Programmable Logic Controller 2 detect three level states of GPIO interface GPIO1, GPIO2, GPIO3, work as GPIO interface
When GPIO3 is high level, electricity in controlling the 3rd switching channels S3 conductings of analog switching circuit 3, power-supply controller of electric 4 to export
Pressure, middle voltage Vout=0.9V；When GPIO interface GPIO2 is high level, the second switch passage of analog switching circuit 3 is controlled
S2 is turned on, the output HIGH voltage of power-supply controller of electric 4, high voltage Vout=0.95V；When GPIO interface GPIO1 is high level, control
The first switch passage S1 conductings of analog switching circuit 3, the output low-voltage of power-supply controller of electric 4, low-voltage Vout=0.85V.
Pressure regulation process of the invention is illustrated with reference to Fig. 2.
Standby entrance high capacity pressure regulation process is as follows：
Start enters system, CPU（Feiteng processor）Holding state, GPIO1 are defaulted as, GPIO2 is defaulted as low level, GPIO3
It is defaulted as high level；
Programmable Logic Controller detection GPIO3 is high level, and setting analog switching circuit by GPJ1 and GPJ2 is input into IN1=0,
IN2=1, output switch passage S1=0, S2=0, S3=1, Vout=0.9V；
Programmable Logic Controller continues monitoring CPU high capacity action, if detecting GPIO2 for high level, by GPJ1 and GPJ2
Input IN1=1, the IN2=0 of analog switching circuit are set, S1=0, S2=1, S3=0, Vout=0.95V is exported.
Standby entrance dormancy pressure regulation process is as follows：
Start enters system, and CPU is defaulted as holding state, GPIO1, and GPIO2 is defaulted as low level, and GPIO3 is defaulted as high level；
Programmable Logic Controller detection GPIO3 is high level, and setting analog switching circuit by GPJ1 and GPJ2 is input into IN1=0, IN2
=1, export S1=0, S2=0, S3=1, Vout=0.9V；
Programmable Logic Controller continues to monitor dormancy action, if detecting GPIO1 for high level, mould is set by GPJ1 and GPJ2
Intend on-off circuit input IN1=0, IN2=0, export S1=1, S2=0, S3=0, Vout=0.85V.
The control method and device of the CPU power consumption under the platform of soaring that the present invention is provided, i.e., by CPU in standby, dormancy
And the core voltage of CPU is automatically adjusted under three kinds of environment of high capacity.After present invention start enters system, CPU acquiescences are operated in standby
GPIO3, is set to high level by pattern, and GPIO1 and GPI02 is low level, and under other patterns are operated in, CPU sends different
GPIO orders, after Programmable Logic Controller is connected to order, the break-make of switching channels S1, S2, S3, switching channels S1, S2, S3 are set
Three feedback divider resistances of the resistance correspondence pwm chip connected respectively, select some feedback resistance value correspondence a certain
Output voltage is planted, so as to control the output voltage of power supply control chip, the control of CPU power consumption is realized.The design hardware plan
Simple and convenient, software development is small, is a kind of simple, efficient platform of soaring CPU power consumption control method.
Many details are elaborated in above description in order to fully understand the present invention, but, the present invention can be with
Other modes described here are different from using other to implement, it is thus impossible to be interpreted as limiting the scope of the invention.
In a word, although the present invention lists above-mentioned preferred embodiment, although it should be noted that those skilled in the art
Member can carry out various change and remodeling, unless such change and remodeling deviate from the scope of the present invention, otherwise should all wrap
Include within the scope of the present invention.
Claims (7)
1. the control device of the CPU power consumption under a kind of platform of soaring, it is characterised in that including：
Feiteng processor（1）, the Feiteng processor（1）It is configured with three GPIO interfaces（GPIO1、GPIO2、GPIO3）；
Programmable Logic Controller（2）, the Programmable Logic Controller（2）By three GPIO interfaces（GPIO1、GPIO2、
GPIO3）With Feiteng processor（1）Connection, the Feiteng processor（1）By three GPIO interfaces（GPIO1、GPIO2、
GPIO3）Standby, dormancy and high load condition are sent to Programmable Logic Controller（2）；
Analog switching circuit（3）, the analog switching circuit（3）With Programmable Logic Controller（2）Connection, the analog switching circuit
（3）Including three switching channels（S1、S2、S3）, each switching channels（S1、S2、S3）Resistance is in series with respectively, it is described programmable
Controller（2）According to the Feiteng processor（1）Standby, dormancy corresponding with high load condition control this three switches logical respectively
Road（S1、S2、S3）Break-make；
Power-supply controller of electric（4）, the power-supply controller of electric（4）Three feedback divider resistances respectively correspond to three switching channels（S1、
S2、S3）The resistance connected, when three switching channels（S1、S2、S3）In wherein some connection when, the power supply
Device（4）The resistance value correspondence that switching channels according to connecting are connected exports predetermined voltage.
2. the control device of the CPU power consumption under platform of soaring according to claim 1, it is characterised in that：It is described programmable
Controller（2）Three GPIO interfaces of detection（GPIO1、GPIO2、GPIO3）Level state signal.
3. the control device of the CPU power consumption under platform of soaring according to claim 2, it is characterised in that：It is described programmable
Controller（2）With Feiteng processor（1）Between be also associated with level shifting circuit（5）.
4. the control device of the CPU power consumption under the platform of soaring according to claim 1 or 2 or 3, it is characterised in that：It is described
Programmable Logic Controller（2）And analog switching circuit（3）Between pass through two GPJ interfaces（GPJ1、GPJ2）Connection.
5. the control device of the CPU power consumption under the platform of soaring according to claim 1 or 2 or 3, it is characterised in that：It is described
Power-supply controller of electric（4）It is pwm chip.
6. a kind of control method of the CPU power consumption under platform of soaring, is filled using the control any one of claim 1 to 5
Put, comprise the following steps：
S1, the Feiteng processor（1）According to one kind operation in being currently at standby, dormancy, three kinds of running statuses of high capacity
State, configures three GPIO interfaces（GPIO1、GPIO2、GPIO3）In one be high level, other two be low level, when
In it is standby when, GPIO interface（GPIO3）It is high level, when in dormancy, GPIO interface（GPIO1）It is high level, works as place
When high capacity, GPIO interface（GPIO2）It is high level；
S2, Programmable Logic Controller（2）Three GPIO interfaces of detection（GPIO1、GPIO2、GPIO3）Level state, when GPIO connects
Mouthful（GPIO3）During for high level, analog switching circuit is controlled（3）The 3rd switching channels（S3）Conducting, power-supply controller of electric（4）It is defeated
Go out middle voltage；Work as GPIO interface（GPIO2）During for high level, analog switching circuit is controlled（3）Second switch passage（S2）Lead
It is logical, power-supply controller of electric（4）Output HIGH voltage；Work as GPIO interface（GPIO1）During for high level, analog switching circuit is controlled（3）'s
First switch passage（S1）Conducting, power-supply controller of electric（4）Output low-voltage.
7. control method according to claim 6, it is characterised in that：The middle voltage Vout=0.9V, high voltage Vout=
0.95V, low-voltage Vout=0.85V.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710082179.3A CN106843453A (en) | 2017-02-15 | 2017-02-15 | The control device and method of the CPU power consumption soared under platform |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710082179.3A CN106843453A (en) | 2017-02-15 | 2017-02-15 | The control device and method of the CPU power consumption soared under platform |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106843453A true CN106843453A (en) | 2017-06-13 |
Family
ID=59128796
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710082179.3A Pending CN106843453A (en) | 2017-02-15 | 2017-02-15 | The control device and method of the CPU power consumption soared under platform |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106843453A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107977069A (en) * | 2017-12-25 | 2018-05-01 | 湖南长城银河科技有限公司 | The core voltage automaton and method of a kind of Feiteng processor |
| CN108304223A (en) * | 2017-12-22 | 2018-07-20 | 天津麒麟信息技术有限公司 | A kind of operating system for power supply dormancy mechanism and hardware platform exchange method |
| CN112905529A (en) * | 2021-03-09 | 2021-06-04 | 北京中电智诚科技有限公司 | Chip based on FT chip D2000 and FT-2000/4 |
| CN115639903A (en) * | 2022-12-23 | 2023-01-24 | 湖南博盛芯微电子科技有限公司 | Computer mainboard based on Feiteng platform and computer power consumption control method |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101196774A (en) * | 2006-12-07 | 2008-06-11 | 鸿富锦精密工业（深圳）有限公司 | Feed circuit of mainboard |
| CN202257145U (en) * | 2011-09-28 | 2012-05-30 | 四川九洲电器集团有限责任公司 | Control box |
| US20140103896A1 (en) * | 2011-04-21 | 2014-04-17 | Green Solution Technology Co., Ltd. | Dc to dc buck converting controller with programmable on-time period unit |
| CN105652994A (en) * | 2014-11-11 | 2016-06-08 | 鸿富锦精密工业(武汉)有限公司 | Voltage switching device |
| CN105676948A (en) * | 2014-11-21 | 2016-06-15 | 鸿富锦精密工业(武汉)有限公司 | Power conditioning circuit and all-in-one machine provided with power conditioning circuit |
| CN105867586A (en) * | 2016-03-24 | 2016-08-17 | 联想(北京)有限公司 | A control method and an electronic apparatus |
-
2017
- 2017-02-15 CN CN201710082179.3A patent/CN106843453A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101196774A (en) * | 2006-12-07 | 2008-06-11 | 鸿富锦精密工业（深圳）有限公司 | Feed circuit of mainboard |
| US20140103896A1 (en) * | 2011-04-21 | 2014-04-17 | Green Solution Technology Co., Ltd. | Dc to dc buck converting controller with programmable on-time period unit |
| CN202257145U (en) * | 2011-09-28 | 2012-05-30 | 四川九洲电器集团有限责任公司 | Control box |
| CN105652994A (en) * | 2014-11-11 | 2016-06-08 | 鸿富锦精密工业(武汉)有限公司 | Voltage switching device |
| CN105676948A (en) * | 2014-11-21 | 2016-06-15 | 鸿富锦精密工业(武汉)有限公司 | Power conditioning circuit and all-in-one machine provided with power conditioning circuit |
| CN105867586A (en) * | 2016-03-24 | 2016-08-17 | 联想(北京)有限公司 | A control method and an electronic apparatus |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108304223A (en) * | 2017-12-22 | 2018-07-20 | 天津麒麟信息技术有限公司 | A kind of operating system for power supply dormancy mechanism and hardware platform exchange method |
| CN107977069A (en) * | 2017-12-25 | 2018-05-01 | 湖南长城银河科技有限公司 | The core voltage automaton and method of a kind of Feiteng processor |
| CN112905529A (en) * | 2021-03-09 | 2021-06-04 | 北京中电智诚科技有限公司 | Chip based on FT chip D2000 and FT-2000/4 |
| CN115639903A (en) * | 2022-12-23 | 2023-01-24 | 湖南博盛芯微电子科技有限公司 | Computer mainboard based on Feiteng platform and computer power consumption control method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103049066B (en) | The multi-mode power source managing device of power management integrated circuit | |
| CN100472927C (en) | Power converter having improved control | |
| CN103048940B (en) | The power management logic unit of many logical blocks power management integrated circuit | |
| CN104283584B (en) | Power switching in a two-wire conductor system | |
| US7506179B2 (en) | Method and apparatus for improved DC power delivery management and configuration | |
| US8494477B2 (en) | Power management for an electronic device | |
| CN101640481B (en) | Mixed power converter | |
| US7679344B2 (en) | Microprocessor die with integrated voltage regulation control circuit | |
| CN106843453A (en) | The control device and method of the CPU power consumption soared under platform | |
| CN110323736A (en) | Power supply switch circuit and electronic equipment | |
| CN1954284A (en) | Integrated power supply system | |
| CN103869852B (en) | Voltage regulators and electronics | |
| CN100378620C (en) | Computer for decreasing noise and a control method and medium for decreasing noise thereof | |
| CN203299573U (en) | Power management logic unit of multi-logic unit power management integrated circuit | |
| CN203324715U (en) | Power management logic unit of multi-logic unit power management integrated circuit | |
| CN101727170A (en) | Power supply management device for central processor | |
| CN102063169A (en) | Power supply management device and method | |
| CN117097165A (en) | Driving scheme for secondary controlled Active Clamp Flyback (ACF) mode | |
| CN113311350A (en) | BBU power supply online test device, method and server | |
| US20140298053A1 (en) | Universal serial bus hub and control method thereof | |
| CN213547371U (en) | Intelligent DC-DC power module | |
| US12093113B2 (en) | Communicating a desired power state to a power stage from a phase controller in a power supply | |
| US9350239B2 (en) | Split-switcher voltage regulator architecture | |
| US7996987B2 (en) | Single footprint family of integrated power modules | |
| CN119439863A (en) | Programming power controllers via logic devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170613 |
|
| RJ01 | Rejection of invention patent application after publication |