CN106443094B - A kind of double-channel signal generator and its method of synchronous waveform tracking - Google Patents
A kind of double-channel signal generator and its method of synchronous waveform tracking Download PDFInfo
- Publication number
- CN106443094B CN106443094B CN201610819929.6A CN201610819929A CN106443094B CN 106443094 B CN106443094 B CN 106443094B CN 201610819929 A CN201610819929 A CN 201610819929A CN 106443094 B CN106443094 B CN 106443094B
- Authority
- CN
- China
- Prior art keywords
- channel
- control word
- frequency control
- initial
- waveform
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/28—Provision in measuring instruments for reference values, e.g. standard voltage, standard waveform
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
This application discloses a kind of double-channel signal generators, including sequentially connected CPU, parameter storage unit, first register, second register, parameter processing unit, wherein, the frequency conversion of user setting is frequency control word and marks state flag bit by CPU, including first state flag bit or the second state flag bit, and it is deposited at the first register respectively, second register, parameter storage unit is used to storing frequencies control word, the real-time identification state flag bit of parameter processing unit, when flag bit is effective, it is simultaneously allocated to two channels by reading frequency control word simultaneously, so that the synchronous waveform tracking of two channel output.The operation for no longer needing to be resetted two channels simultaneously as in conventional method avoids the waveform that two channels are exporting and is interrupted, so that the waveform of two channels of double-channel signal generator output is continuous, synchronized tracking.Also disclose synchronous waveform tracking and the parameter processing unit for synchronous waveform tracking.
Description
Technical Field
The invention belongs to the field of signal generators, and particularly relates to a dual-channel signal generator and a waveform synchronous tracking method thereof.
Background
The waveform synchronous tracking of the dual-channel signal generator means that the waveforms output by the two channels are identical and have a definite phase relation. However, since the user needs to change the waveform frequency, the time for the CPU to send the parameters to the waveform generating unit is random, and the time for the frequency change of the waveform is random, so that when there is a frequency change of one channel, the determined phase relationship between the two channels becomes an indeterminate relationship. In addition, the waveforms output by the two channels in the synchronous tracking state are completely the same, so when the frequency parameter of one channel is changed, the frequency of the other channel also needs to be changed, and because the parameters sent by the CPU are sent one by one, the updating time of the waveforms of the two channels has a sequence, and the waveforms are asynchronous.
In order to synchronize the tracking of two waveforms output by two channels of a dual-channel signal generator, the existing method is to send the same frequency to the two channels by a CPU, and then reset the waveform generating units of the two channels at the same time, and the waveforms output by the two channels after reset have a synchronized tracking state. However, such a method has a disadvantage in that the reset waveform generating unit means that the output waveform will be interrupted for both channels that are outputting the waveform until the reset is completed.
Disclosure of Invention
In order to solve the problem that the two channels are reset to keep the waveforms of the two channels in a synchronous tracking state when the frequency of one channel is changed. The application provides a dual-channel signal generator and a waveform synchronous tracking method thereof.
According to a first aspect of the present application, there is provided a method for synchronously tracking an output waveform of a dual-channel signal generator, comprising:
a parameter receiving step, namely receiving parameters set by a user, wherein the parameters comprise a first channel initial frequency, a first channel initial phase, a second channel initial frequency, a second channel new frequency and a second channel initial phase;
a frequency conversion step of converting the frequency into a frequency control word;
a parameter storage step of storing the channel one initial frequency control word, the channel one initial phase, the channel two initial frequency control word, the channel two new frequency control word and the channel two initial phase;
a waveform output step, wherein according to the frequency control word and the initial phase, the first channel and the second channel respectively output waves
It is characterized in that the preparation method is characterized in that,
the frequency conversion step comprises the steps of converting the first channel frequency into a first channel frequency control word, converting the second channel initial frequency into a second channel initial frequency control word, converting the second channel new frequency into a second channel new frequency control word, and marking a status flag bit for the frequency control word;
between the parameter storage step and the waveform output step, the method further comprises the following steps:
a flag bit registering step, namely registering the status flag bit of the new frequency control word of the channel II;
a zone bit identification step, namely identifying the status zone bit in real time, and reading the second new frequency control word of the channel when the status zone bit is valid;
a parameter configuration step, in which the new frequency control word of the channel two is simultaneously configured to the channel one and the channel two, so that the waveforms output by the two channels keep synchronous tracking;
and a waveform output step, namely respectively outputting waveforms by the first channel and the second channel according to the new frequency control word of the second channel, the initial phase of the first channel and the initial phase of the second channel.
Preferably, the status flag bit includes a first status flag bit, and when the first status flag bit is invalid, the second new frequency control word of the channel is temporarily stored, so that the second new frequency control word is read through the flag bit identification step; and reading a channel two new frequency control word when the first state zone bit is effective.
Preferably, the status flag bit includes a second status flag bit, and when the second status flag bit is invalid, it indicates that the dual-channel signal generator is in a normal synchronization mode and does not satisfy a synchronization tracking condition; and when the second state zone bit is effective, the synchronous tracking mode of the dual-channel signal generator is started, the synchronous tracking condition is met, and the second new frequency control word of the channel is read.
Preferably, between the parameter storing step and the waveform outputting step, the method further comprises:
a real-time phase acquisition step, namely acquiring a first channel real-time phase and a second channel real-time phase in real time;
and a common synchronization judgment step, wherein when the second state flag bit is invalid, the dual-channel signal generator is in a common synchronization mode, and whether the two channels meet common synchronization conditions is judged according to the channel one real-time phase, the channel one initial frequency control word, the channel two real-time phase, the channel two initial phase and the channel two initial frequency control word. The common synchronization condition is
0<θ1-θch1<ftw1 and 0<θ2-θch2<ftw2
Wherein, theta1Representing a real-time phase, θ, of the channelch1Denotes channel-initial phase, ftw1 denotes channel-initial frequency control word, θ2Representing channel two real-time phase, θch2Indicating channel two initial phase, ftw2 indicating channel two initial frequency control word;
and a parameter configuration step, namely configuring the new frequency control word of the channel two to the channel two when the common synchronization condition is met, so that the waveforms output by the channel two and the channel one are always kept in common synchronization.
According to a second aspect of the present application, there is provided a dual channel signal generator comprising:
the CPU is connected with the parameter storage unit and is used for receiving parameters set by a user, wherein the parameters comprise a channel I initial frequency, a channel I initial phase, a channel II initial frequency, a channel II new frequency and a channel II initial phase; converting the frequency into a frequency control word, including converting the first channel frequency into a first channel frequency control word, converting the second channel initial frequency into a second channel initial frequency control word, and converting the second channel new frequency into a second channel new frequency control word;
the parameter storage unit is connected with the CPU and is used for storing the channel I initial frequency control word, the channel I initial phase, the channel II initial frequency control word, the channel II new frequency control word and the channel II initial phase;
the first waveform generating unit is connected with the second waveform generating unit in parallel and used for outputting a waveform through a channel one according to the frequency control word and the initial phase;
the second waveform generating unit is used for outputting a waveform according to the frequency control word and the initial phase channel II;
it is characterized by also comprising:
the CPU is also used for marking a status flag bit for the frequency control word;
the register is connected with the CPU and the parameter processing unit and used for registering the status flag bit of the frequency control word;
the parameter processing unit is connected between the parameter storage unit and the first waveform generating unit as well as between the parameter storage unit and the second waveform generating unit and is used for identifying and registering the status flag bit of the second new frequency control word of the channel in real time; the device is also used for reading a first channel initial frequency control word, a first channel initial phase, a second channel initial frequency control word, a second channel new frequency control word and a second channel initial phase, acquiring a first channel real-time phase and a second channel real-time phase in real time, judging whether a common synchronization condition is met according to the first channel real-time phase, the first channel initial frequency control word, the first channel initial phase, the second channel new frequency control word and the second channel initial phase, and only configuring the second channel new frequency control word to the second channel when the common synchronization condition is met so that a waveform output by the second channel and a waveform output by the first channel are kept in common synchronization;
the first waveform generating unit is used for outputting a channel initial waveform according to the channel initial frequency control word and the channel initial phase; outputting a new waveform of a channel one according to the new frequency control word of the channel two and the initial phase of the channel one;
the second waveform generating unit is used for outputting a second channel initial waveform according to a second channel initial frequency control word and a second channel initial phase; and outputting a second channel new waveform by the second channel according to the second channel new frequency control word and the second channel initial phase, and keeping synchronous tracking of the second channel new waveform and the second channel new waveform.
The beneficial effect of this application is: for the problem of synchronous tracking of a dual-channel output waveform, the method marks a state flag bit for a channel two-new-frequency control word in a frequency conversion step, adds a flag bit registering step, a flag bit identifying step and a parameter configuring step between a parameter storing step and waveform output, registers the state flag bit in a register, identifies the state flag in real time, reads the channel two-new-frequency control word stored in a parameter storing unit when the state flag bit is effective, and configures the channel two-new-frequency control word for a channel one and a channel two simultaneously so that two-channel output waveforms are kept synchronously tracked and continuous. The method is simple and effective, the device is easy to realize, the operation of simultaneously resetting the two channels is not needed as in the traditional method, the interruption of the output waveforms of the two channels is avoided, and the normal continuous work of the two channels is not influenced.
Drawings
Fig. 1 is a block diagram of a dual channel signal generator according to an embodiment of the present disclosure;
fig. 2 is a block diagram of a parameter processing unit for output waveform synchronization of a dual-channel signal generator according to an embodiment of the present disclosure;
fig. 3 is a flowchart of a method for synchronizing output waveforms of a dual-channel signal generator according to an embodiment of the present disclosure;
fig. 4 is a flowchart of another method for synchronizing output waveforms of a dual-channel signal generator according to an embodiment of the present disclosure.
Detailed Description
The present application will be described in further detail below with reference to the accompanying drawings by way of specific embodiments.
The terms used in this application define:
the channel two represents the channel with changed frequency of the two channels, and the channel one represents the channel with unchanged frequency of the two channels.
The first embodiment is as follows:
referring to fig. 1, an embodiment of the present application provides a dual-channel signal generator, which includes a CPU11, a parameter storage unit 31, a channel-one waveform generating unit 51, and a channel-two waveform generating unit 52, which are connected in sequence.
CPU11 receives user set parameters including channel-initial frequency f1An initial phase of the channel thetach1Channel two initial frequency f2Channel two new frequency f3Sum channel two initial phase θch2And according to the formula (1-1), dividing the channel by a frequency f1Converting into ftw1 as initial frequency control word of channel one, and converting the initial frequency f of channel two into2Converting into a channel two initial frequency control word ftw2, and converting the channel two new frequency f3Converts to channel two new frequency control word ftw3 and marks ftw3 with a first status flag bit ftw 3-a. The formula (1-1) is
Where f is the frequency set by the user, fcFor the clock frequency of system operation, η is the bit width set for the system, and ftw is the frequency control word, whereby it can be seen that ftw is determined by the set frequency f of the user.
A parameter storage unit 31 for storing the channel-initial frequency control word ftw1 and the channel-initial phase θch1A second initial frequency control word ftw2,Channel two new frequency control word ftw3 and channel two initial phase thetach2；
The first waveform generating unit 51 generates the channel-initial phase θ according to the channel-initial frequency control word ftw1ch1Outputting an initial waveform of a channel by a channel;
the second waveform generation unit 52 generates the second initial frequency control word ftw2 and the second initial phase θch2And the second channel outputs a second channel initial waveform which is synchronous with the first channel initial waveform.
Wherein, still include:
a first register 21 for registering a first status flag bit ftw3-a of a channel two new frequency control word;
a parameter processing unit 41, configured to identify the first status flag bit ftw in real time,
when ftw3-a is 0, indicating that the first status flag bit is invalid, temporarily storing ftw3,
when ftw3-a is 1, indicating that the first status flag bit is valid, read ftw3,
ftw3 is simultaneously configured to the first channel and the second channel, so that the waveforms output by the two channels keep synchronous tracking;
the first waveform generation unit 51 is also configured to generate θ according to ftw3ch1Outputting a new waveform from a channel;
the second waveform generation unit 52 is also configured to generate θ according to ftw3ch2And the second channel outputs a second new waveform, and the new waveform of the second channel and the second new waveform of the second channel keep synchronous tracking.
Referring to fig. 2, the embodiment of the present application provides a parameter processing unit 41 for an output waveform of a dual-channel signal generator, which includes a data calculation module 43 and a parameter configuration module 44 connected in sequence.
And the data calculation module 43 is configured to identify the first status flag bit ftw3-a in real time.
When ftw3-a is 0, the first status flag bit is invalid, ftw3 is temporarily stored, and the value of ftw3-a is waited to be changed to 1;
when ftw3-a is 1, the first status flag is valid, reading ftw 3.
And the parameter configuration module 44 is configured to configure ftw3 to the first channel and the second channel simultaneously, so that the waveforms output by the two channels keep synchronous tracking.
Based on the above dual-channel signal generator and the parameter processing unit 41 for output waveform synchronization thereof, as shown in fig. 3, the embodiment of the present application provides a flow chart of a method for output waveform synchronization of the dual-channel signal generator, including the following steps:
step 100, receiving a new frequency f of a parameter channel set by a user3。；
Step 200, according to the formula (1-1), the channel two new frequency f3Converting into a channel two new frequency control word ftw3 and marking a second state flag bit;
step 30, storing the channel two new frequency control word ftw 3;
step 400, identifying and acquiring a first state flag bit ftw3-a of a channel two new frequency control word in real time;
step 410, determining whether the first status flag ftw3-a is 1,
when ftw3-a is 0, indicating that the first state flag bit is invalid, temporarily storing ftw3, waiting for the value of ftw3-a to be changed to 1, and when ftw3-a is 1, indicating that the first state flag bit is valid, reading ftw 3;
step 500, reading a channel two new frequency control word ftw 3;
at step 600, channel two new frequency control word ftw3 is allocated to channel one and channel two simultaneously, so that the two channel output waveforms keep synchronous tracking.
For the synchronization tracking problem, the present implementation-first identifies the first status flag bit ftw3-a of the channel two new frequency control word in the first register 21 in real time, when ftw3-a is 0, it indicates that the first status flag bit is invalid, registers ftw3, and waits for the value of ftw3-a to change to 1; when ftw3-a is 1, indicating that the first status flag bit is valid, reading the channel two new frequency control word ftw3 stored in the parameter storage unit 42, and allocating ftw3 to channel one and channel two simultaneously, so that the two channel output waveforms keep synchronous tracking.
Example two:
referring to fig. 1, the embodiment of the present application provides a dual channel signal generator, further comprising a second register 22 for registering a second status flag bit ftw3-b of a channel two new frequency control word, where the second status flag bit ftw3-a indicates that the CPU11 is about to mark f3Converted to tagged during ftw 3.
When ftw3-b is equal to 0, the dual-channel signal generator is in a common synchronization mode, a synchronization tracking mode is not started, and a synchronization tracking condition is not met;
when ftw3-b is equal to 1, indicating that the dual-channel signal generator has turned on the synchronous tracking mode and the synchronous tracking condition is satisfied, the parameter processing unit 41 is further configured to read a channel two new frequency control word ftw3-b, and the first waveform generating unit 51 is further configured to generate the first waveform according to ftw3 and θch1Channel one outputs a new waveform, and the second waveform generation unit 52 is further configured to generate the new waveform according to ftw3, θch2And the second channel outputs a second new waveform, and the new waveform of the second channel and the second new waveform of the second channel keep synchronous tracking.
Referring to fig. 2, the embodiment of the present application provides a parameter processing unit 41 for an output waveform of a dual-channel signal generator, which includes a parameter obtaining module 42, a data calculating module 43, and a parameter configuring module 44, which are connected in sequence. Wherein,
parameter acquisition module42 for reading the channel-initial frequency control word ftw1 and the channel-initial phase θ in the parameter storage unit 31ch1Channel two initial frequency control word ftw2, channel two new frequency control word ftw3 and channel two initial phase thetach2And obtaining a channel-real time phase theta in real time1Sum channel two real time phase θ2；
A data calculation module 43, configured to identify the second status flag bit ftw3-b in real time;
and the parameter configuration module 44 is configured to configure ftw3 to the first channel and the second channel, so that the waveforms output by the two channels keep synchronous tracking.
When ftw3-b is 1, the parameter processing unit 41 reads a channel two new frequency control word ftw3-b, the parameter configuration module 44 configures ftw3 to channel one and channel two simultaneously, and the first waveform generation unit 51 configures ftw3 and θ according to the frequency of the ftw3ch1Generates a waveform such that a channel-one outputs a new waveform, and the second waveform generation unit 52 generates the new waveform according to ftw3, θch2And generating a waveform so that the second channel outputs a second channel new waveform, and the second channel new waveform keep synchronous tracking.
When ftw3-b is 0, it indicates that the two-channel signal generator is in the normal synchronization mode. In this case, the data calculating module 43 is further configured to calculate a real-time phase θ according to the channel1An initial frequency control word ftw1, and an initial phase θch1Two channel real time phase theta2Channel two new frequency control word ftw2 and channel two initial phase thetach2And judging whether the two channels meet the common synchronization condition. The common synchronization conditions are as follows:
simultaneously satisfy 0<θ1-θch1<ftw1 and 0<θ2-<θch2<ftw2 (1-2)
Wherein, theta1Representing a real-time phase, θ, of the channelch1Denotes channel-initial phase, ftw1 denotes channel-initial frequency control word, θ2Representing channel two real-time phase, θch2Indicating channel two initial phase, ftw2 indicating channel two initial frequency control word;
when the normal synchronization condition is satisfied, the parameter configuration module 44 configures ftw3 for only channel two, and the second waveform generation unit 52 generates ftw3 θch1And generating a new waveform to enable the second channel to output a second channel new waveform, wherein the second channel new waveform and the first channel output waveform are always kept in common synchronization.
Depending on the specific case, satisfying the common synchronization condition requires a latency, while the maximum latency and the initial frequency f of the two channels1And f2In connection with, i.e. with
Wherein t represents the maximum waiting time, n1 and n2 are positive integers, n1 and n2 represent the number of cycles of the waveform which need to be circulated, and the requirement is met
It can be seen that the maximum latency varies widely, depending on the least common multiple of f1 and f2 and the frequencies f1 and f2 of the current channel. When t is smaller, the waiting time is shorter, and the common synchronization condition is met quickly.
Based on the above dual-channel signal generator and the parameter processing unit 41 for output waveform synchronization thereof, as shown in fig. 3, the embodiment of the present application provides a flow chart of a method for output waveform synchronization of the dual-channel signal generator, including the following steps:
step 100, receiving user-set parameters including channel-initial frequency f1An initial phase of the channel thetach1Channel two initial frequency f2Channel two new frequency f3Sum channel two initial phase θch2；
Step 200, root ofAccording to the formula (1-1), f is1、f2、f3Respectively converted into ftw1, ftw2 and ftw 3. Dividing the channel by a frequency f according to equation (1-1)1Converting into ftw1 as initial frequency control word of channel one, and converting the initial frequency f of channel two into2Converting into a channel two initial frequency control word ftw2, and converting the channel two new frequency f3Converting the frequency control word into a channel two new frequency control word ftw3, and marking the frequency control word with a second state flag bit;
step 300, storing the channel two new frequency control word ftw 3;
step 401, identifying and acquiring a second state flag bit ftw3-b of a second new frequency control word of a channel in real time;
when ftw3-b is equal to 1, the second status flag bit is valid, and indicates that the dual-channel signal generator starts a synchronous tracking mode and meets a synchronous tracking condition; at this time, the step 401 enters the direct step 500, and then the step 500 enters the step 600;
the step 500, reading a channel two new frequency control word ftw 3;
in step 600, channel two new frequency control word ftw3 is allocated to channel one and channel two simultaneously, so that the two channel output waveforms keep synchronous tracking.
When ftw3-b is 0, the second state flag bit effect indicates that the dual-channel signal generator is in a normal synchronization mode, and only two channels can be performed to keep normal synchronization as much as possible; at this time, the step 401 goes to the direct step 402, and then the step 403, the step 500 and the step 601 are sequentially executed;
the step 402 is to obtain theta1And theta2. Obtaining channel-real time phase theta in real time1Sum channel two real time phase θ2And reads the channel-initial frequency control word ftw1 and the channel-initial phase θ in the parameter storage unit 31ch1Channel two initial frequency control word ftw2, channel two new frequency control word ftw3 and channel two initial phase thetach2；
In the step 403, whether the two channels meet the common synchronization condition is judged according to the parameters and the formula (1-2);
the step 500, reading a channel two new frequency control word ftw 3;
in step 601, when the synchronization condition is satisfied, directly configuring a channel two new frequency control word ftw3 to a channel two, so that the output waveform of the channel two and the output waveform of the channel one always keep normal synchronization.
For the dual channel output waveform synchronization tracking problem, the present embodiment reads the channel two new frequency control word ftw3 stored in the parameter storage unit 42 and configures ftw3 to both channel one and channel two simultaneously, so that the two channel output waveforms maintain synchronization tracking, by identifying the channel two new frequency control word second status flag bit ftw3-b in the second register 22 in real time, when ftw3-b is equal to 1, i.e., in the synchronization tracking mode. And when ftw3-b is equal to 0, namely in the ordinary synchronous tracking mode, judging whether the two channels meet the ordinary synchronous condition according to a formula (1-2), and if the ordinary synchronous condition is met, directly configuring a channel two new frequency control word ftw3 to a channel two, so that the output waveform of the channel two and the output waveform of the channel one are always kept in ordinary synchronization.
In summary, for the problem of dual-channel output waveform synchronous tracking, the present application identifies the state flag in real time by marking a state flag bit for a channel two new frequency control word and registering the state flag bit in a register, reads the channel two new frequency control word stored in a parameter storage unit when the state flag bit is valid, and configures the channel two new frequency control word for a channel one and a channel two at the same time, so that two channel output waveforms keep synchronous tracking and continuity, and an operation of simultaneously resetting the two channels as in the conventional method is not required, thereby avoiding interruption of waveforms being output by the two channels and causing no influence on normal continuous operation of the two channels. The application also provides a new scheme for solving the common synchronization problem of the output waveform of the dual-channel signal generator, on the premise of not changing the parameters of the channel I, the new frequency control word of the channel II is configured for the channel II when the direct synchronization condition is met, the waveforms output by the two channels of the dual-channel signal generator are always synchronous and continuous, the two channels do not need to be reset simultaneously as in the traditional method, the interruption of the waveforms output by the two channels is avoided, and the normal continuous work of the two channels is not influenced.
The foregoing is a more detailed description of the present application in connection with specific embodiments thereof, and it is not intended that the present application be limited to the specific embodiments thereof. It will be apparent to those skilled in the art from this disclosure that many more simple derivations or substitutions can be made without departing from the inventive concepts herein.
Claims (5)
1. A dual-channel signal generator output waveform synchronous tracking method comprises the following steps:
receiving parameters set by a user, wherein the parameters comprise a first channel initial frequency, a first channel initial phase, a second channel initial frequency, a second channel new frequency and a second channel initial phase;
a frequency conversion step of converting the frequency into a frequency control word;
a parameter storage step of storing the channel one initial frequency control word, the channel one initial phase, the channel two initial frequency control word, the channel two new frequency control word and the channel two initial phase;
a waveform output step, namely respectively outputting waveforms by a channel I and a channel II according to the frequency control word and the initial phase;
it is characterized in that the preparation method is characterized in that,
the frequency conversion step comprises the steps of converting the first channel frequency into a first channel frequency control word, converting the second channel initial frequency into a second channel initial frequency control word, converting the second channel new frequency into a second channel new frequency control word, and marking a status flag bit for the frequency control word;
between the parameter storage step and the waveform output step, the method further comprises the following steps:
a flag bit registering step, namely registering the status flag bit of the new frequency control word of the channel II;
a zone bit identification step, namely identifying the status zone bit in real time, and reading the second new frequency control word of the channel when the status zone bit is valid;
a parameter configuration step, in which the new frequency control word of the channel two is simultaneously configured to the channel one and the channel two, so that the waveforms output by the two channels keep synchronous tracking;
and a waveform output step, namely respectively outputting waveforms by the first channel and the second channel according to the new frequency control word of the second channel, the initial phase of the first channel and the initial phase of the second channel.
2. The method of claim 1 wherein the status flag bits include a first status flag bit, and wherein if the first status flag bit is invalid, the channel two new frequency control word is buffered for reading by the flag bit identification step; and reading a channel two new frequency control word when the first state zone bit is effective.
3. The method according to claim 1 or 2, wherein the status flag bit comprises a second status flag bit, and when the second status flag bit is invalid, the dual-channel signal generator is in a normal synchronization mode and does not satisfy a synchronization tracking condition; and when the second state zone bit is effective, the synchronous tracking mode of the dual-channel signal generator is started, the synchronous tracking condition is met, and the second new frequency control word of the channel is read.
4. The method of claim 3, further comprising, between the parameter storing step and the waveform outputting step:
a real-time phase acquisition step, namely acquiring a first channel real-time phase and a second channel real-time phase in real time;
a common synchronization judging step, when the second status flag bit is invalid, the dual-channel signal generator is indicated to be in a common synchronization mode, whether the two channels meet common synchronization conditions is judged according to the channel one real-time phase, the channel one initial frequency control word, the channel two real-time phase, the channel two initial phase and the channel two initial frequency control word, and the common synchronization conditions are that
0<θ1-θch1<ftw1 and 0<θ2-θch2<ftw2
Wherein, theta1Representing a real-time phase, θ, of the channelch1Denotes channel-initial phase, ftw1 denotes channel-initial frequency control word, θ2Representing channel two real-time phase, θch2Indicating channel two initial phase, ftw2 indicating channel two initial frequency control word;
and a parameter configuration step, namely configuring the new frequency control word of the channel two to the channel two when the common synchronization condition is met, so that the waveforms output by the channel two and the channel one are always kept in common synchronization.
5. A dual channel signal generator, comprising:
the CPU is connected with the parameter storage unit and is used for receiving parameters set by a user, wherein the parameters comprise a channel I initial frequency, a channel I initial phase, a channel II initial frequency, a channel II new frequency and a channel II initial phase; converting the frequency into a frequency control word, including converting the first channel frequency into a first channel frequency control word, converting the second channel initial frequency into a second channel initial frequency control word, and converting the second channel new frequency into a second channel new frequency control word;
the parameter storage unit is connected with the CPU and is used for storing the channel I initial frequency control word, the channel I initial phase, the channel II initial frequency control word, the channel II new frequency control word and the channel II initial phase;
the first waveform generating unit is connected with the second waveform generating unit in parallel and used for outputting a waveform through a channel one according to the frequency control word and the initial phase;
the second waveform generating unit is used for outputting a waveform according to the frequency control word and the initial phase channel II;
it is characterized by also comprising:
the CPU is also used for marking a status flag bit for the frequency control word;
the register is connected with the CPU and the parameter processing unit and used for registering the status flag bit of the frequency control word;
the parameter processing unit is connected between the parameter storage unit and the first waveform generating unit as well as between the parameter storage unit and the second waveform generating unit and is used for identifying and registering the status flag bit of the second new frequency control word of the channel in real time; the device is also used for reading a first channel initial frequency control word, a first channel initial phase, a second channel initial frequency control word, a second channel new frequency control word and a second channel initial phase, acquiring a first channel real-time phase and a second channel real-time phase in real time, judging whether a common synchronization condition is met according to the first channel real-time phase, the first channel initial frequency control word, the first channel initial phase, the second channel new frequency control word and the second channel initial phase, and only configuring the second channel new frequency control word to the second channel when the common synchronization condition is met so that a waveform output by the second channel and a waveform output by the first channel are kept in common synchronization;
the first waveform generating unit is used for outputting a channel initial waveform according to the channel initial frequency control word and the channel initial phase; outputting a new waveform of a channel one according to the new frequency control word of the channel two and the initial phase of the channel one;
the second waveform generating unit is used for outputting a second channel initial waveform according to a second channel initial frequency control word and a second channel initial phase; and outputting a second channel new waveform by the second channel according to the second channel new frequency control word and the second channel initial phase, and keeping synchronous tracking of the second channel new waveform and the second channel new waveform.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610819929.6A CN106443094B (en) | 2016-09-12 | 2016-09-12 | A kind of double-channel signal generator and its method of synchronous waveform tracking |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610819929.6A CN106443094B (en) | 2016-09-12 | 2016-09-12 | A kind of double-channel signal generator and its method of synchronous waveform tracking |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106443094A CN106443094A (en) | 2017-02-22 |
| CN106443094B true CN106443094B (en) | 2019-03-12 |
Family
ID=58167780
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610819929.6A Active CN106443094B (en) | 2016-09-12 | 2016-09-12 | A kind of double-channel signal generator and its method of synchronous waveform tracking |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106443094B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115846848A (en) * | 2022-12-29 | 2023-03-28 | 上海骄成超声波技术股份有限公司 | Ultrasonic double-channel welding system |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03170871A (en) * | 1989-11-30 | 1991-07-24 | Fujitsu Ltd | Synchronous operation control circuit of measuring circuit |
| US6144714A (en) * | 1998-01-06 | 2000-11-07 | Maker Communications, Inc. | Programmable fractional frequency digital frequency synthesizer for synchronous residual time stamp service clock regenerator phase locked loop |
| CN1831541A (en) * | 2006-04-14 | 2006-09-13 | 北京航空航天大学 | A Multi-channel Synchronous Sine Signal Generator |
| CN204330836U (en) * | 2015-01-19 | 2015-05-13 | 国家电网公司 | A kind of synchronization criterion source for distributed intelligence test platform |
| CN105445512A (en) * | 2015-12-14 | 2016-03-30 | 云南电网有限责任公司电力科学研究院 | A multi-channel synchronous signal output device and method |
| CN105785085A (en) * | 2016-04-14 | 2016-07-20 | 云南电网有限责任公司电力科学研究院 | Merging unit detection analog source based on synchronous clock signal, and output method thereof |
-
2016
- 2016-09-12 CN CN201610819929.6A patent/CN106443094B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03170871A (en) * | 1989-11-30 | 1991-07-24 | Fujitsu Ltd | Synchronous operation control circuit of measuring circuit |
| US6144714A (en) * | 1998-01-06 | 2000-11-07 | Maker Communications, Inc. | Programmable fractional frequency digital frequency synthesizer for synchronous residual time stamp service clock regenerator phase locked loop |
| CN1831541A (en) * | 2006-04-14 | 2006-09-13 | 北京航空航天大学 | A Multi-channel Synchronous Sine Signal Generator |
| CN204330836U (en) * | 2015-01-19 | 2015-05-13 | 国家电网公司 | A kind of synchronization criterion source for distributed intelligence test platform |
| CN105445512A (en) * | 2015-12-14 | 2016-03-30 | 云南电网有限责任公司电力科学研究院 | A multi-channel synchronous signal output device and method |
| CN105785085A (en) * | 2016-04-14 | 2016-07-20 | 云南电网有限责任公司电力科学研究院 | Merging unit detection analog source based on synchronous clock signal, and output method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106443094A (en) | 2017-02-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Chun-Zhi et al. | A universal asynchronous receiver transmitter design | |
| AU2008251024B2 (en) | USB based synchronization and timing system | |
| CN109828631B (en) | Arbitrary waveform generating system | |
| CN112463700A (en) | Method and device for controlling AXI bus bandwidth | |
| CN103684698A (en) | Method and device for processing data signal | |
| CN106443094B (en) | A kind of double-channel signal generator and its method of synchronous waveform tracking | |
| CN103118435B (en) | A kind of node scheduling method, equipment and system | |
| CN101719858B (en) | Synchronous Processing Method of Bit Timing of CAN Controller | |
| US8458389B2 (en) | Apparatus and method for converting protocol interface | |
| CN110535551B (en) | Method and system for synchronizing fault recording sampling data in power system | |
| JP4582932B2 (en) | Synchronous correction circuit | |
| US9747246B2 (en) | Electronic device for communicating between a microcontroller unit (MCU) and a host processor and related methods | |
| TW201237593A (en) | FIFO apparatus for the boundary of clock trees and method thereof | |
| CN210518362U (en) | Single-wire communication circuit and communication system | |
| CN105843768B (en) | A kind of single line communication time-after-time programmable memory method for burn-recording and the burning device based on this method | |
| CN110768778A (en) | Single-wire communication circuit, communication method and communication system | |
| CN104348748B (en) | A kind of method and system of limitation network speed | |
| CN103714012B (en) | Data processing method and device | |
| CN115484355B (en) | A method and device for synchronizing multiple cameras | |
| CN106444961B (en) | A kind of double-channel signal generator output waveform synchronous method | |
| JP6191480B2 (en) | Data collection system | |
| CN103064461B (en) | A kind of production method of clock enable signal and device | |
| CN108631818B (en) | Signal receiving and transmitting device and synchronization point detection method | |
| KR20200070972A (en) | Method for controlling time information based serial communication and apparatus for the same | |
| CN110597752A (en) | UART instruction data receiving system and receiving method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 518000 Guangdong Province, Baoan District, Baoan District, Xin'an Street, Xingdong Community, 68 District, Antongda Industrial Factory Area, 4 factories, 3 floors, 5 office buildings, 1-3 floors Patentee after: Shenzhen dingyang Technology Co., Ltd Address before: Shenzhen City, Guangdong province Baoan District 518000 District 68 road left three Antongda Industrial Park, 4 floor Patentee before: Shenzhen Siglent Technologies Co., Ltd. |
|
| CP03 | Change of name, title or address |