[go: up one dir, main page]

CN106098617A - A kind of wide viewing angle pattern TFT substrate preparation method - Google Patents

A kind of wide viewing angle pattern TFT substrate preparation method Download PDF

Info

Publication number
CN106098617A
CN106098617A CN201610630003.2A CN201610630003A CN106098617A CN 106098617 A CN106098617 A CN 106098617A CN 201610630003 A CN201610630003 A CN 201610630003A CN 106098617 A CN106098617 A CN 106098617A
Authority
CN
China
Prior art keywords
layer
plasma
deposition
gas
pecvd
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610630003.2A
Other languages
Chinese (zh)
Inventor
朱东梅
刘力明
邓泽新
黄伟东
李建华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Truly Huizhou Smart Display Ltd
Original Assignee
Truly Huizhou Smart Display Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Truly Huizhou Smart Display Ltd filed Critical Truly Huizhou Smart Display Ltd
Priority to CN201610630003.2A priority Critical patent/CN106098617A/en
Publication of CN106098617A publication Critical patent/CN106098617A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01Manufacture or treatment
    • H10D86/021Manufacture or treatment of multiple TFTs

Landscapes

  • Chemical Vapour Deposition (AREA)

Abstract

本发明公开了一种宽视角模式TFT基板制备方法。所述方法包括:在基板上沉积Gate层的工序;采用CVD工艺,沉积岛层的工序;沉积第一ITO层的工序;沉积源极漏极层的工序;采用PECVD工艺,沉积PA层的工序;在本工序中,包括:以一相对较低的功率将本工序的工艺气体解离成等离子体,进行反应沉积为第一PA层,以及以另一相对较高的功率将所述工艺气体解离成等离子体,进行反应沉积为第二PA层;沉积第二ITO层的工序。应用本发明技术方案,能够在制备过程中避免将第一ITO层还原,进而可以保护第一ITO层的电学和光学性能,同时可以提升TFT基板的透过率,从而减小TFT显示器的功耗。

The invention discloses a method for preparing a TFT substrate with a wide viewing angle mode. The method comprises: a process of depositing a Gate layer on a substrate; a process of depositing an island layer by using a CVD process; a process of depositing a first ITO layer; a process of depositing a source and drain layer; and a process of depositing a PA layer by using a PECVD process. ; In this process, including: dissociate the process gas of this process into plasma with a relatively low power, perform reactive deposition as the first PA layer, and process gas with another relatively high power Dissociate into plasma, carry out reactive deposition as the second PA layer; deposit the second ITO layer process. Applying the technical solution of the present invention can avoid reducing the first ITO layer during the preparation process, thereby protecting the electrical and optical properties of the first ITO layer, and at the same time improving the transmittance of the TFT substrate, thereby reducing the power consumption of the TFT display .

Description

一种宽视角模式TFT基板制备方法A kind of wide viewing angle mode TFT substrate preparation method

技术领域technical field

本发明涉及半导体器件制备和显示领域,特别是涉及一种宽视角模式TFT基板制备方法。The invention relates to the fields of semiconductor device preparation and display, in particular to a method for preparing a TFT substrate with a wide viewing angle mode.

背景技术Background technique

TFT LCD(Thin-Film-Transistor Liquid Crystal Display,薄膜晶体管液晶显示器)由于其高速度、高亮度、高对比度等优点,目前已经得到普遍的应用。TFT基板的模式有很多,较常见的有TN、IPS、MVA等。TN模式,响应速度最快,但色彩最差,可视角度相对较小,成本低,主要应用在显示器和小型电视领域。宽视角模式的TFT基板,视角可达170°以上,以IPS模式为典型,可视角度相对较高,响应速度较快,色彩准确,成本适中。TFT LCD (Thin-Film-Transistor Liquid Crystal Display, Thin-Film-Transistor Liquid Crystal Display) has been widely used due to its high speed, high brightness, high contrast and other advantages. There are many modes of TFT substrates, the more common ones are TN, IPS, MVA and so on. TN mode has the fastest response speed, but the worst color, relatively small viewing angle, and low cost. It is mainly used in monitors and small TVs. The TFT substrate in wide viewing angle mode has a viewing angle of more than 170°. Typical of IPS mode, the viewing angle is relatively high, the response speed is fast, the color is accurate, and the cost is moderate.

传统技术中,宽视角模式的TFT基板在制备过程中需要先后经过多道工序,分别以制作不同的材料膜层,包括Gate层、岛层、D/S(源极漏极)层、第一ITO层、PA(保护层)、第二ITO层。有一些非金属材料膜层的制作是采用CVD(Chemical Vapor Deposition,化学气相沉积)工艺,例如用PECVD法沉积PA。In the traditional technology, the TFT substrate of the wide viewing angle mode needs to go through multiple processes in the preparation process to make different material film layers, including the Gate layer, the island layer, the D/S (source-drain) layer, the first ITO layer, PA (protective layer), second ITO layer. Some non-metallic material film layers are produced by CVD (Chemical Vapor Deposition, chemical vapor deposition) process, for example, PA is deposited by PECVD method.

发明人在研究中发现,传统技术至少具有下列问题:在使用PECVD制作PA层的工序中,形成PA层的工艺气体会形成等离子体,其中又包含了大量的H离子和电子,H离子和这些电子可能会与基板裸露的第一ITO层发生还原反应,从而影响最终宽视角TFT基板成品第一ITO层的电学和光学性能,降低成品良率。The inventor found in research that the conventional technology has at least the following problems: in the process of using PECVD to make the PA layer, the process gas forming the PA layer will form a plasma, which contains a large amount of H ions and electrons, H ions and these The electrons may undergo a reduction reaction with the exposed first ITO layer of the substrate, thereby affecting the electrical and optical properties of the first ITO layer of the final wide viewing angle TFT substrate and reducing the yield of the finished product.

发明内容Contents of the invention

基于此,有必要提供一种宽视角模式TFT基板制备方法,能够在PECVD法制备PA的工序中,降低H离子和电子与裸露的第一ITO层发生还原反应的几率,从而提升TFT基板成品整体上的良率。Based on this, it is necessary to provide a method for preparing a TFT substrate with a wide viewing angle mode, which can reduce the probability of reduction reaction between H ions and electrons and the exposed first ITO layer in the process of preparing PA by PECVD, thereby improving the overall performance of the finished TFT substrate. on the yield rate.

一种宽视角模式TFT基板制备方法,包括:A method for preparing a TFT substrate with a wide viewing angle mode, comprising:

在基板上沉积Gate层的工序;The process of depositing the Gate layer on the substrate;

采用CVD工艺,沉积岛层的工序;The process of depositing the island layer by CVD process;

沉积第一ITO层的工序;The process of depositing the first ITO layer;

沉积源极漏极层的工序;The process of depositing the source and drain layers;

采用PECVD工艺,沉积PA层的工序;在本工序中,包括:以一相对较低的功率将本工序的工艺气体解离成等离子体,进行反应沉积为第一PA层,以及以另一相对较高的功率将所述工艺气体解离成等离子体,进行反应沉积为第二PA层;The process of depositing the PA layer by using PECVD process; in this process, it includes: dissociate the process gas of this process into plasma with a relatively low power, perform reaction deposition to form the first PA layer, and use another relatively low power The higher power dissociates the process gas into plasma, which is reactively deposited as the second PA layer;

沉积第二ITO层的工序。The process of depositing the second ITO layer.

在一个实施例中,所述采用PECVD工艺,沉积PA层的工序包括:In one embodiment, the process of depositing a PA layer using PECVD process includes:

经过本工序前述工序的基板进入PECVD工艺腔室;The substrate that has passed through the previous steps of this process enters the PECVD process chamber;

通过等离子体清洁气体进行清洁;cleaning by plasma cleaning gas;

通过本工序的工艺气体,以一相对较低的功率将本工序的工艺气体解离成等离子体,进行反应沉积为第一PA层;Dissociate the process gas in this process into plasma with a relatively low power through the process gas in this process, and perform reaction deposition to form the first PA layer;

以另一相对较高的功率将所述工艺气体解离成等离子体,进行反应沉积为第二PA层;Dissociate the process gas into plasma with another relatively high power, and perform reactive deposition to form a second PA layer;

对经过前述步骤的基板进行优化除静电;Optimize the static removal of the substrate after the previous steps;

从所述PECVD工艺腔室中移出基板。The substrate is removed from the PECVD process chamber.

在一个实施例中,在所述以一相对较低的功率将本工序的工艺气体解离成等离子体,进行反应沉积为第一PA层的步骤中:In one embodiment, in the step of dissociating the process gas in this process into plasma with a relatively low power, and performing reactive deposition as the first PA layer:

产生等离子体的射频电源功率为800~1500W;所述工艺气体包括N2、NH3、SiH4,气体流量分别为6000sccm、2000sccm、220sccm,所述PECVD腔室内压力为1200mTorr。The radio frequency power supply for generating plasma is 800-1500W; the process gases include N2, NH3, SiH4, the gas flow rates are 6000sccm, 2000sccm, 220sccm respectively, and the pressure inside the PECVD chamber is 1200mTorr.

在一个实施例中,沉积的第一PA层的厚度为200~300A。In one embodiment, the deposited first PA layer has a thickness of 200˜300 Å.

在一个实施例中,在所述以另一相对较高的功率将所述工艺气体解离成等离子体,进行反应沉积为第二PA层的步骤中:In one embodiment, in the step of dissociating the process gas into plasma with another relatively high power, and performing reactive deposition as the second PA layer:

产生等离子体的射频电源功率为2500~3500W;所述工艺气体包括N2、NH3、SiH4,气体流量分别为7850sccm、3360sccm、750sccm,所述PECVD腔室内压力为1500mTorr。The radio frequency power supply for generating plasma is 2500-3500W; the process gases include N2, NH3, SiH4, the gas flow rates are 7850sccm, 3360sccm, 750sccm respectively, and the pressure inside the PECVD chamber is 1500mTorr.

在一个实施例中,所述等离子体清洁气体为N2、NH3或其混合气体等离子体;在进行清洁的过程中,所述PECVD腔室内的压力值为1500mTorr,气流量为1500sccm,产生等离子体的射频电源功率为300~500W。In one embodiment, the plasma cleaning gas is N2, NH3 or its mixed gas plasma; during the cleaning process, the pressure value in the PECVD chamber is 1500mTorr, the gas flow is 1500sccm, and the plasma is generated The power of the RF power supply is 300-500W.

在一个实施例中,所述对经过前述步骤的基板进行优化除静电的步骤,包括:In one embodiment, the step of optimizing the static removal of the substrate after the aforementioned steps includes:

通过H2,气流量为800sccm,所述PECVD腔室压力为1500mTorr,利用射频电源产生等离子体进行除静电。Through H2, the gas flow is 800 sccm, the pressure of the PECVD chamber is 1500 mTorr, and a radio frequency power source is used to generate plasma to remove static electricity.

在一个实施例中,所述在基板上沉积Gate层的工序,所述沉积第一ITO层的工序,所述沉积源极漏极层的工序,以及所述沉积第二ITO层的工序,采用PVD成膜工艺。In one embodiment, the process of depositing the Gate layer on the substrate, the process of depositing the first ITO layer, the process of depositing the source drain layer, and the process of depositing the second ITO layer, adopt PVD film forming process.

上述宽视角模式TFT基板制备方法,在采用PECVD工艺,沉积PA层的工序当中,先以一相对较低的功率将本工序的工艺气体解离成等离子体,进行反应沉积为第一PA层,使得等离子气体中H离子和电子具备较低的能量,从而抑制了H离子和电子与裸露的第一ITO层发生还原反应,从而保证了第一ITO层和第二ITO层之间的电场和光学性能,提升了TFT基板的良率。In the preparation method of the TFT substrate with a wide viewing angle mode, in the process of depositing the PA layer using the PECVD process, the process gas in this process is first dissociated into plasma with a relatively low power, and the first PA layer is deposited by reaction. The H ions and electrons in the plasma gas have lower energy, thereby inhibiting the reduction reaction between the H ions and electrons and the exposed first ITO layer, thereby ensuring the electric field and optics between the first ITO layer and the second ITO layer. performance, improving the yield of TFT substrates.

附图说明Description of drawings

图1为一个实施例中的宽视角模式TFT基板制备方法的流程示意图;FIG. 1 is a schematic flow diagram of a method for preparing a TFT substrate with a wide viewing angle mode in one embodiment;

图2为一个实施例中的宽视角模式TFT基板的结构示意图;FIG. 2 is a schematic structural view of a wide viewing angle mode TFT substrate in an embodiment;

图3为一个实施例中沉积PA层工序的流程示意图。FIG. 3 is a schematic flow chart of the process of depositing a PA layer in one embodiment.

具体实施方式detailed description

为了使本发明的目的、技术方案及优点更加清楚明白,以下结合附图及实施例,对本发明进行进一步详细说明。应当理解,此处所描述的具体实施例仅仅用以解释本发明,并不用于限定本发明。In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

参见图1和图2,在一个实施例中提供了一种宽视角模式TFT基板制备方法,包括:Referring to Figures 1 and 2, in one embodiment a method for preparing a TFT substrate with a wide viewing angle mode is provided, including:

101,在基板上沉积Gate层的工序。101. A process of depositing a Gate layer on a substrate.

具体的,可采用PVD(Physical Vapor Deposition,物理气相沉积)成膜工艺,在基板20上沉积金属,经工艺处理得到Gate图案21。Specifically, a PVD (Physical Vapor Deposition, physical vapor deposition) film-forming process may be used to deposit metal on the substrate 20 , and obtain the Gate pattern 21 through process treatment.

102,采用CVD工艺,沉积岛层的工序。102. A process of depositing an island layer by using a CVD process.

具体的,岛(Island)层为非金属膜层,包括G-SiNx(图2中221)、a-Si(图2中区域222)、n+a-Si(图2中223)。Specifically, the island (Island) layer is a non-metal film layer, including G-SiNx (221 in FIG. 2 ), a-Si (region 222 in FIG. 2 ), and n + a-Si (223 in FIG. 2 ).

103,沉积第一ITO层的工序。103. A process of depositing a first ITO layer.

具体的,采用PVD沉积ITO,第一ITO如图2中23。Specifically, PVD is used to deposit ITO, and the first ITO is shown as 23 in FIG. 2 .

104,沉积源极漏极层的工序。104 , a process of depositing a source and drain layer.

具体的,在前述基础上,沉积金属层,经工艺处理得到源极漏极(S/D)图案24。Specifically, on the basis of the foregoing, a metal layer is deposited, and a source-drain (S/D) pattern 24 is obtained through processing.

105,采用PECVD工艺,沉积PA层的工序。105. A process of depositing a PA layer by using a PECVD process.

具体的,PA层即图2中的25,为非金属层。工艺为PECVD工艺。由于第一ITO层为裸露的(源极漏极层不覆盖第一ITO层),为避免等离子体中的H离子和电子与第一ITO层(含有In2O3、SnO2)发生还原反应,本工序,先以一相对较低的功率将本工序的工艺气体解离成等离子体,进行反应沉积为第一PA层,再以另一相对较高的功率将所述工艺气体解离成等离子体,进行反应沉积为第二PA层。Specifically, the PA layer is 25 in FIG. 2 , which is a non-metallic layer. The process is PECVD process. Since the first ITO layer is bare (the source and drain layers do not cover the first ITO layer), in order to avoid the reduction reaction between H ions and electrons in the plasma and the first ITO layer (containing In 2 O 3 , SnO 2 ) , in this process, the process gas in this process is first dissociated into plasma with a relatively low power, and the first PA layer is reacted and deposited, and then the process gas is dissociated into plasma with another relatively high power. Plasma, for reactive deposition as the second PA layer.

106,沉积第二ITO层的工序。106. A process of depositing a second ITO layer.

具体的,第二ITO层为图2中26,采用PVD成膜工艺。Specifically, the second ITO layer is 26 in FIG. 2 , and a PVD film forming process is adopted.

上述宽视角模式TFT基板制备方法,在采用PECVD工艺,沉积PA层的工序当中,先以一相对较低的功率将本工序的工艺气体解离成等离子体,进行反应沉积为第一PA层,使得等离子气体中H离子和电子具备较低的能量,从而抑制了H离子和电子与裸露的第一ITO层发生还原反应,从而保证了第一ITO层和第二ITO层之间的电场和光学性能,提升了TFT基板的良率。In the preparation method of the TFT substrate with a wide viewing angle mode, in the process of depositing the PA layer using the PECVD process, the process gas in this process is first dissociated into plasma with a relatively low power, and the first PA layer is deposited by reaction. The H ions and electrons in the plasma gas have lower energy, thereby inhibiting the reduction reaction between the H ions and electrons and the exposed first ITO layer, thereby ensuring the electric field and optics between the first ITO layer and the second ITO layer. performance, improving the yield of TFT substrates.

在图3实施例中,采用PECVD工艺,沉积PA层的工序包括:In Fig. 3 embodiment, adopt PECVD process, the operation of depositing PA layer comprises:

301,经过本工序前述工序的基板进入PECVD工艺腔室。301. The substrate that has gone through the preceding steps of this step enters the PECVD process chamber.

302,通过等离子体清洁气体进行清洁。302. Perform cleaning by using plasma cleaning gas.

等离子清洁气体主要作用是抑制膜内,不能与第一ITO层进行反应,可以从后续的工艺气体中优选,例如等离子体清洁气体为N2、NH3或其混合气体等离子体。在进行清洁的过程中,PECVD腔室内的压力值为1500mTorr,气流量为1500sccm,产生等离子体的射频电源功率为300~500W。The main function of the plasma cleaning gas is to inhibit the inside of the film and cannot react with the first ITO layer. It can be preferred from the subsequent process gases. For example, the plasma cleaning gas is N2, NH3 or its mixed gas plasma. During the cleaning process, the pressure in the PECVD chamber is 1500 mTorr, the gas flow is 1500 sccm, and the radio frequency power supply for generating plasma is 300-500 W.

303,通过本工序的工艺气体,进行PECVD成膜。303 , perform PECVD film formation by using the process gas in this step.

具体的,通过本工序的工艺气体,以一相对较低的功率将本工序的工艺气体解离成等离子体,进行反应沉积为第一PA层,其中产生等离子体的射频电源功率为800~1500W;所述工艺气体包括N2、NH3、SiH4,气体流量分别为6000sccm、2000sccm、220sccm,所述PECVD腔室内压力为1200mTorr。沉积的第一PA层的厚度为200~300A。之后以另一相对较高的功率将所述工艺气体解离成等离子体,进行反应沉积为第二PA层,产生等离子体的射频电源功率为2500~3500W;所述工艺气体包括N2、NH3、SiH4,气体流量分别为7850sccm、3360sccm、750sccm,所述PECVD腔室内压力为1500mTorr。Specifically, through the process gas in this process, the process gas in this process is dissociated into plasma with a relatively low power, and the first PA layer is reacted and deposited, wherein the radio frequency power supply for generating plasma is 800-1500W ; The process gas includes N2, NH3, SiH4, the gas flow rate is 6000sccm, 2000sccm, 220sccm respectively, and the pressure in the PECVD chamber is 1200mTorr. The thickness of the deposited first PA layer is 200-300A. Then dissociate the process gas into plasma with another relatively high power, and carry out reaction deposition to form the second PA layer. The radio frequency power supply for generating plasma is 2500-3500W; the process gas includes N2, NH3, For SiH4, the gas flow rates are 7850 sccm, 3360 sccm, and 750 sccm respectively, and the pressure in the PECVD chamber is 1500 mTorr.

304,对进过前述步骤的基板进行优化除静电。304. Perform optimized static removal on the substrate that has gone through the preceding steps.

具体的,通过H2,气流量为800sccm,PECVD腔室压力为1500mTorr,利用射频电源产生等离子体进行除静电。Specifically, through H2, the gas flow rate is 800 sccm, the pressure of the PECVD chamber is 1500 mTorr, and the plasma is generated by using a radio frequency power source to remove static electricity.

305,从PECVD工艺腔室中移出基板。305. Remove the substrate from the PECVD process chamber.

以上所述实施例仅表达了本发明的几种实施方式,其描述较为具体和详细,但并不能因此而理解为对本发明专利范围的限制。应当指出的是,对于本领域的普通技术人员来说,在不脱离本发明构思的前提下,还可以做出若干变形和改进,这些都属于本发明的保护范围。因此,本发明专利的保护范围应以所附权利要求为准。The above-mentioned embodiments only express several implementation modes of the present invention, and the description thereof is relatively specific and detailed, but should not be construed as limiting the patent scope of the present invention. It should be pointed out that those skilled in the art can make several modifications and improvements without departing from the concept of the present invention, and these all belong to the protection scope of the present invention. Therefore, the protection scope of the patent for the present invention should be based on the appended claims.

Claims (8)

1. a wide viewing angle pattern TFT substrate preparation method, it is characterised in that described method includes:
Substrate deposits the operation of Gate layer;
Use CVD technique, the operation of deposition island layer;
Deposit the operation of the first ITO layer;
The operation of deposition source drain layer;
Use pecvd process, the operation of deposition PA layer;In this operation, including: with a relatively low power by this operation Process gas is dissociated into plasma, and carrying out reactive deposition is a PA layer, and with another of a relatively high power by described Process gas is dissociated into plasma, and carrying out reactive deposition is the 2nd PA layer;
Deposit the operation of the second ITO layer.
Method the most according to claim 1, it is characterised in that described employing pecvd process, the operation bag of deposition PA layer Include:
Substrate through this operation foregoing sequence enters pecvd process chamber;
It is cleaned by plasma cleaning gas;
By the process gas of this operation, with a relatively low power, the process gas of this operation is dissociated into plasma, Carrying out reactive deposition is a PA layer;
With another of a relatively high power, described process gas being dissociated into plasma, carrying out reactive deposition is the 2nd PA layer;
Substrate through abovementioned steps is optimized and destatics;
Substrate is removed from described pecvd process chamber.
Method the most according to claim 2, it is characterised in that described with a relatively low power by the work of this operation Process gases is dissociated into plasma, carries out in the step that reactive deposition is a PA layer:
The radio-frequency power supply power producing plasma is 800~1500W;Described process gas includes N2, NH3, SiH4, gas stream Amount is respectively 6000sccm, 2000sccm, 220sccm, and described PECVD cavity indoor pressure is 1200mTorr.
Method the most according to claim 3, it is characterised in that the thickness of a PA layer of deposition is 200~300A.
Method the most according to claim 2, it is characterised in that described with another of a relatively high power by described technique Gas is dissociated into plasma, carries out in the step that reactive deposition is the 2nd PA layer:
The radio-frequency power supply power producing plasma is 2500~3500W;Described process gas includes N2, NH3, SiH4, gas Flow is respectively 7850sccm, 3360sccm, 750sccm, and described PECVD cavity indoor pressure is 1500mTorr.
Method the most according to claim 2, it is characterised in that described plasma cleaning gas is N2, NH3 or its mixing Gaseous plasma;During being cleaned, the force value in described PECVD chamber is 1500mTorr, and throughput is 1500sccm, the radio-frequency power supply power producing plasma is 300~500W.
Method the most according to claim 2, it is characterised in that described the substrate through abovementioned steps is optimized except quiet The step of electricity, including:
By H2, throughput is 800sccm, and described PECVD chamber pressure is 1500mTorr, utilize radio-frequency power supply generation etc. from Daughter destatics.
Method the most according to claim 1, it is characterised in that the described operation depositing Gate layer on substrate, described heavy The operation of long-pending first ITO layer, the operation of described deposition source drain layer, and the operation of described deposition the second ITO layer, use PVD film-forming process.
CN201610630003.2A 2016-08-01 2016-08-01 A kind of wide viewing angle pattern TFT substrate preparation method Pending CN106098617A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610630003.2A CN106098617A (en) 2016-08-01 2016-08-01 A kind of wide viewing angle pattern TFT substrate preparation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610630003.2A CN106098617A (en) 2016-08-01 2016-08-01 A kind of wide viewing angle pattern TFT substrate preparation method

Publications (1)

Publication Number Publication Date
CN106098617A true CN106098617A (en) 2016-11-09

Family

ID=57454548

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610630003.2A Pending CN106098617A (en) 2016-08-01 2016-08-01 A kind of wide viewing angle pattern TFT substrate preparation method

Country Status (1)

Country Link
CN (1) CN106098617A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080224164A1 (en) * 2004-03-15 2008-09-18 Jiandong Huang Light Emitting Device with a Nanocrystalline Silicon Embedded Insulator Film
CN102569417A (en) * 2012-03-02 2012-07-11 福州华映视讯有限公司 Thin film transistor and manufacturing method thereof
CN104271797A (en) * 2012-03-09 2015-01-07 气体产品与化学公司 Barrier materials for display devices
CN105304560A (en) * 2015-10-10 2016-02-03 信利(惠州)智能显示有限公司 Method for preparing IPS-mode thin-film-transistor (TFT) substrate

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080224164A1 (en) * 2004-03-15 2008-09-18 Jiandong Huang Light Emitting Device with a Nanocrystalline Silicon Embedded Insulator Film
CN102569417A (en) * 2012-03-02 2012-07-11 福州华映视讯有限公司 Thin film transistor and manufacturing method thereof
CN104271797A (en) * 2012-03-09 2015-01-07 气体产品与化学公司 Barrier materials for display devices
CN105304560A (en) * 2015-10-10 2016-02-03 信利(惠州)智能显示有限公司 Method for preparing IPS-mode thin-film-transistor (TFT) substrate

Similar Documents

Publication Publication Date Title
US11967488B2 (en) Method for treatment of deposition reactor
KR20230119083A (en) Method and system for treatment of deposition reactor
CN103352205B (en) The cleaning method of CVD (Chemical Vapor Deposition) chamber
CN104517815B (en) Mix the carbon dura mater of sulphur
US11887846B2 (en) Deposition tool and method for depositing metal oxide films on organic materials
US9935183B2 (en) Multilayer passivation or etch stop TFT
US20110014795A1 (en) Method of Forming Stress-Tuned Dielectric Film Having Si-N Bonds by Modified PEALD
WO2003063947A3 (en) Method and apparatus for substrate processing
JP5276979B2 (en) Method for manufacturing a flat substrate
JP6325057B2 (en) Manufacturing method of semiconductor device
CN110760814A (en) Electronic equipment and toughened reinforcing film thereof, and preparation method and application thereof
Byun et al. Characteristics of silicon nitride deposited by very high frequency (162 MHz)-plasma enhanced atomic layer deposition using bis (diethylamino) silane
CN102629555B (en) Gate insulation layer and preparation method thereof, TFT and preparation method thereof, array substrate and display device
JP3112880B2 (en) Cleaning method for CVD equipment
CN106098617A (en) A kind of wide viewing angle pattern TFT substrate preparation method
CN110352474B (en) Method for forming nitride film
CN107369716A (en) Thin film transistor (TFT) and preparation method, display device
CN105304560A (en) Method for preparing IPS-mode thin-film-transistor (TFT) substrate
JP5170788B2 (en) New metal nitrogen oxide process
US12230495B2 (en) Method of depositing silicon nitride films
CN111146077A (en) Method for improving film defects
JP2010003872A (en) Dry etching method of zinc oxide film
TWI856541B (en) Silicon-containing layers with reduced hydrogen content and processes of making them
JP3708940B2 (en) Coating method for reaction chamber of CVD apparatus
Ning et al. Impact of H-Related Chemical Bonds on Physical Properties of SiN x: H Films Deposited via Plasma-Enhanced Chemical Vapor Deposition.

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20161109

RJ01 Rejection of invention patent application after publication