CN106020379A - Server system - Google Patents
Server system Download PDFInfo
- Publication number
- CN106020379A CN106020379A CN201610349455.3A CN201610349455A CN106020379A CN 106020379 A CN106020379 A CN 106020379A CN 201610349455 A CN201610349455 A CN 201610349455A CN 106020379 A CN106020379 A CN 106020379A
- Authority
- CN
- China
- Prior art keywords
- control signal
- pcie
- server system
- adapter
- hard disk
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005611 electricity Effects 0.000 claims description 4
- 238000012545 processing Methods 0.000 abstract description 8
- 230000005540 biological transmission Effects 0.000 description 10
- 230000006870 function Effects 0.000 description 3
- 239000011469 building brick Substances 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/18—Packaging or power distribution
- G06F1/183—Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Pinball Game Machines (AREA)
Abstract
The invention discloses a server system comprising a main board and a back board; the main board comprises a central processing unit and an expansion unit; the central processing unit forms a PCIE format data signal, a first control signal in the PCIE format, and a second control signal in an I2C format; the expansion unit is coupled to the central processing unit, and transmits the PCIE format data signal, the first control signal and the second control signal; the back board is coupled to the main board, and comprises a first connector, an indication lamp, and a control unit; the first connector is coupled to the expansion unit; the control unit is coupled to the first connector, the indication lamp and a hard disk; the control unit uses the first connector receives the PCIE format data signal, the first control signal and the second control signal, outputs the PCIE format data signal to the hard disk, and decodes the first and second control signal so as to respectively control the indication lamp and the hard disk. The server system can solve the problems that the existing technology uses too many electronic parts, and is high in cost.
Description
Technical field
The present invention relates to the technical field of server, particularly relate to a kind of server system.
Background technology
For server, the ability storing and processing data is critically important part.Along with centre
The instruction cycle of reason unit is increasingly faster, and the memory capacity of storage device is the most increasing, such as hard disk
(Hard Disk Driver, HDD), the usefulness that therefore server is overall can be by hard disc data transmission speed
Impact.
The usefulness overall in order to avoid server is impacted, certainly will (such as complexity can journey by increasing electronic component
Sequence logic element, CPLD) and relevant circuit design, to meet server data transmission on the whole
Speed.Due to needs increase electronic building brick, so will reduce server circuit board use space with
And increase the use cost of electronic component.Therefore, the circuit design that server is overall also has the sky improved
Between.
Summary of the invention
Present invention is primarily targeted at a kind of server system of offer, to solve the electricity that prior art exists
Sub-element uses more and that cost is high problem.
For solving the problems referred to above, the embodiment of the present invention provides a kind of server system, including: mainboard and the back of the body
Plate.Described mainboard includes: CPU and expansion unit.CPU produces PCIE lattice
Formula data signal, have PCIE form the first control signal and have I2C form second control letter
Number.Expansion unit couples described CPU, transmits described PCIE formatted data signal, described
There is the first control signal of PCIE form and described second control signal with I2C form.Described
Backboard couples described mainboard, and described backboard includes: the first adapter, described display lamp and control unit.
First adapter couples described expansion unit.Control unit couples described first adapter, display lamp and hard
Dish, by the first adapter receive described PCIE formatted data signal, described in there is the of PCIE form
One control signal and second control signal with I2C form, and by described PCIE formatted data signal
Output is to described hard disk, and has the first control signal of PCIE form described in decoding and described have I2C
Second control signal of form, to control described display lamp and hard disk respectively.
Wherein, described server system also includes: clock signal generator and South Bridge chip, wherein said
Clock signal generator produces clock signal, and described clock signal is sent to described CPU
With described south bridge crystal face.
Wherein, described mainboard also includes the first slot, and it couples described CPU, described expansion
Unit also includes that the second adapter and the second slot, wherein said second adapter couple described first and insert
Groove, described second slot couples described first adapter.
Wherein, described first slot and described second adapter have slot and the company of PCIE host-host protocol
Connect device.
Wherein, described second slot and described first adapter are for having little string form SCSI host-host protocol
Slot and adapter.
Wherein, described expansion unit is the expansion card with nonvolatile memory standard.
Wherein, the display lamp that the first control signal is PCIE form described in PCIE form controls letter
Number, described in there is the hot plug control signal that the second control signal is I2C form of I2C form.
Wherein, described backboard includes power connector, and described power connector produces voltage, to supply electricity to
Described hard disk.
Wherein, described control unit is PIC microcontroller.
Wherein, the display state of described display lamp is corresponding to the duty of described hard disk.
According to technical scheme, by expansion unit and the first adapter, by CPU
It is connected with control unit (will mainboard be connected with backboard) so that control unit can be by CPU institute
The data signal produced is stored in hard disk, and to the first control signal produced by CPU and the
Two control signals resolve, with by the first control signal and the second control signal after resolving to instruction
Lamp and hard disk are controlled.Consequently, it is possible to the usage quantity of electronic building brick can be efficiently reduced, to reduce
The use cost of assembly, and also the work efficiency of server system can be improved.
Accompanying drawing explanation
Accompanying drawing described herein is used for providing a further understanding of the present invention, constitutes of the application
Point, the schematic description and description of the present invention is used for explaining the present invention, is not intended that the present invention's
Improper restriction.In the accompanying drawings:
Fig. 1 is the structured flowchart of server system according to embodiments of the present invention；
Detailed description of the invention
The main thought of the present invention is, based on by expansion unit and the first adapter, central authorities is processed
Unit is connected (will mainboard be connected with backboard) with control unit so that central authorities can be processed single by control unit
The produced data signal of unit is stored in hard disk, and to the first control signal produced by CPU
Resolve with the second control signal, with by the first control signal after resolving and the second control signal pair
Display lamp and hard disk are controlled.Consequently, it is possible to the usage quantity of electronic component can be efficiently reduced, with
Reduce the use cost of element, and also the work efficiency of server system can be improved.
For making the object, technical solutions and advantages of the present invention clearer, below in conjunction with accompanying drawing and specifically real
Execute example, the present invention is described in further detail.
According to embodiments of the invention, it is provided that a kind of server system.
Fig. 1 is the structured flowchart of server system according to embodiments of the present invention.Server system 100 wraps
Include: mainboard 110 and backboard 150.Mainboard 110 includes CPU 120 and expansion unit 130.
CPU 120 produces high speed peripheral element connecting interface (Peripheral Component
Interconnect Express, hereinafter referred to as PCIE) formatted data signal, there is the first of PCIE form
Control signal and second control with interactively integrated circuit (Inter-Integrated Circuit, I2C) form
Signal.In the present embodiment, PCIE form is as a example by 3.0 editions of PCIE, and its specified data pass
Defeated speed is 8Gb/s, and PCIE uses serial manner to transmit data so that be connected with PCIE
Each device is not required to share bandwidth, so will can be effectively improved the speed of data transmission.
Expansion unit 130 couples CPU 120, transmits PCIE formatted data signal, has
First control signal of PCIE form and second control signal with I2C form.In the present embodiment,
Expansion unit 130 for example, have nonvolatile memory standard (Non Volatile Memory Express,
NVMe) expansion card so that server system 100 can increase more expanding device, with by central authorities
Signal produced by processor 110 is sent on the expanding device of rear end, and then increases server system 100
Task performance.
Backboard 150 couples mainboard 110, and backboard 150 includes the first adapter 160, display lamp 170
With control unit 180.First adapter 160 couples expansion unit 130.
In the present embodiment, during mainboard 110 also includes the first slot 111, and the first slot 111 couples
Central Processing Unit 120.Expansion unit 130 also includes the second adapter 131 and the second slot 132.Its
In, the second adapter 131 couples the first slot 111, say, that expansion unit 130 is by second
Adapter 131 is inserted in the first slot 110.Second slot 132 couples the first adapter 160, also
That is, backboard 150 is inserted in the second slot 132 by the first adapter 160.
Assist furthermore, it is understood that the first slot 111 and the second adapter 131 for example, have PCIE transmission
The slot of view and adapter.Furthermore, it is understood that the first slot 111 and the second adapter 131 for example with
3.0 versions of the PCIE of 4 transmission channels, and the message transmission rate of each transmission channel is 8Gb/s,
Therefore the message transmission rate of the first slot 111 and the second adapter 131 can be such as 32Gb/s, to increase
Add the work efficiency of server system 100.It addition, the second slot 132 and the first adapter 160 are such as
For having slot and the adapter of little string form SCSI (mini SAS) host-host protocol.
Control unit 180 couples the first adapter 160, display lamp 170 and hard disk 190, by first
Adapter 160 receives PCIE formatted data signal, first control signal with PCIE form and has
Second control signal of I2C form, and PCIE formatted data signal is exported to hard disk 190, and decoding
There is the first control signal of PCIE form and there is the second control signal of I2C form, to control respectively
Display lamp 170 processed and hard disk 190.
For example, when control unit 180 receives PCIE formatted data signal, can be by PCIE lattice
Formula data signal exports to hard disk 190, in order to store data in hard disk 190.It addition, control
Unit 180 receives first control signal with PCIE form and second control with I2C form
During signal, can be respectively to there is the first control signal of PCIE form and there is the second control of I2C form
Signal processed resolves, in order to controlled the display of display lamp 170 by the first control signal after resolving
State, and control the startup of hard disk 190, switching and hot plug by the second control signal after resolving
Etc. function.
Furthermore, it is understood that have the display lamp of the first control signal for example, PCIE form of PCIE form
Control signal, that is, the first control signal is for controlling the display state of display lamp 170.It addition, tool
There is the hot plug control signal that the second control signal is I2C form of I2C form, that is, second controls
Signal is for controlling the functions such as the startup of hard disk 190, hot plug.
Further, the display state of display lamp 170 such as may correspond to the duty of hard disk.It is to say,
When the display state of display lamp 170 is bright, can the duty of corresponding hard disk 190 for starting；Work as finger
When showing the display state of lamp 170 for flicker, can the duty of corresponding hard disk 190 be heat insertion function；
When the display state of display lamp is not for working, can the duty of corresponding hard disk 190 for not work.Aforementioned
Explanation be only a kind of of the present embodiment and implement aspect, not in order to limit the present invention, visual its of user needs
Seek the corresponding relation from Row sum-equal matrix display lamp 170 with hard disk 190.Additionally, control unit 180 is for example,
PIC microcontroller.Consequently, it is possible to by control unit 180 to produced by CPU 120
Control signal resolves, and can efficiently reduce the usage quantity of the electronic component of server system 100,
And reduce the use cost of electronic component.
It addition, in the present embodiment, server system 100 also includes: clock signal generator 191 He
South Bridge chip 192.Clock signal generator 191 produces clock signal, and clock signal is sent to
Central Processing Unit 120 and South Bridge chip 192, in order to allow CPU 120 and South Bridge chip 192
This clock signal is utilized to carry out process and the transmission of data.Further, clock signal also can pass through expansion unit
130, the first adapter 160 and control unit 180 are transmitted to hard disk 190 so that hard disk 190 may utilize
This clock signal carries out synchronization process and the transmission of data with cooperation CPU 120.
Additionally, the backboard 150 of server system 100 also includes power connector 193.Power connector
193 in order to produce the voltage that corresponding hard disk 190 is used, and uses supplying electricity to hard disk 190.Further,
The power supply of power connector 193 is such as provided by power supply unit or mainboard 110.
In sum, according to technical scheme, by expansion unit and the first adapter, in inciting somebody to action
Central Processing Unit is connected (will mainboard be connected with backboard) with control unit so that control unit can be by central authorities
Data signal produced by processing unit is stored in hard disk, and to the first control produced by CPU
Signal processed and the second control signal resolve, to be controlled with second by the first control signal after resolving
Display lamp and hard disk are controlled by signal.Consequently, it is possible to the use number of electronic component can be efficiently reduced
Amount, to reduce the use cost of electronic component, and also can improve the work efficiency of server system.
The foregoing is only embodiments of the invention, be not limited to the present invention, for this area
Technical staff for, the present invention can have various modifications and variations.All in the spirit and principles in the present invention
Within, any modification, equivalent substitution and improvement etc. made, should be included in the claim of the present invention
Within the scope of.
Claims (10)
1. a server system, it is characterised in that including:
Mainboard, described mainboard includes:
CPU, produce PCIE formatted data signal, have PCIE form first control
Signal processed and second control signal with I2C form；
Expansion unit, couples described CPU, transmit described PCIE formatted data signal,
First control signal of the described PCIE of having form and described second control signal with I2C form；
Backboard, described backboard couples described mainboard, and described backboard includes:
First adapter, couples described expansion unit；
Display lamp；
Control unit, couples described first adapter, described display lamp and hard disk, by described
A connector receive described PCIE formatted data signal, described in there is the first control signal of PCIE form
With there is the second control signal of I2C form, and described PCIE formatted data signal is exported to described
Hard disk, and there is described in decoding the first control signal of PCIE form and described there is the of I2C form
Two control signals, to control described display lamp and hard disk respectively.
Server system the most according to claim 1, it is characterised in that also include: clock is believed
Number generator and South Bridge chip, wherein said clock signal generator produces clock signal, and by time described
Clock signal is sent to described CPU and described South Bridge chip.
Server system the most according to claim 1, it is characterised in that described mainboard also includes
First slot, it couples described CPU, and described expansion unit also includes the second adapter and
Two slots, wherein said second adapter couples described first slot, and described second slot couples described
A connector.
Server system the most according to claim 3, it is characterised in that described first slot and
Described second adapter is slot and the adapter with PCIE host-host protocol.
Server system the most according to claim 3, it is characterised in that described second slot and
Described first adapter is slot and the adapter with little string form SCSI host-host protocol.
Server system the most according to claim 3, it is characterised in that described expansion unit is
There is the expansion card of nonvolatile memory standard.
Server system the most according to claim 1, it is characterised in that described in there are PCIE lattice
The display lamp control signal that first control signal is PCIE form of formula, described in there is the of I2C form
Two control signals are the hot plug control signal of I2C form.
Server system the most according to claim 1, it is characterised in that described backboard also includes
Power connector, described power connector produces voltage, to supply electricity to described hard disk.
Server system the most according to claim 1, it is characterised in that described control unit is
PIC microcontroller.
Server system the most according to claim 1, it is characterised in that showing of described display lamp
Show that state corresponds to the duty of described hard disk.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610349455.3A CN106020379A (en) | 2016-05-24 | 2016-05-24 | Server system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610349455.3A CN106020379A (en) | 2016-05-24 | 2016-05-24 | Server system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106020379A true CN106020379A (en) | 2016-10-12 |
Family
ID=57093425
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610349455.3A Pending CN106020379A (en) | 2016-05-24 | 2016-05-24 | Server system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106020379A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019052124A1 (en) * | 2017-09-15 | 2019-03-21 | 联想(北京)有限公司 | Data processing method and electronic device |
| CN110069436A (en) * | 2018-01-22 | 2019-07-30 | 纬颖科技服务股份有限公司 | Hot plug control circuit and associated storage servers system |
| CN111338911A (en) * | 2018-12-19 | 2020-06-26 | 佛山市顺德区顺达电脑厂有限公司 | Server hard disk indicator lamp control system and control method thereof |
| CN118606252A (en) * | 2024-08-07 | 2024-09-06 | 浙江大华技术股份有限公司 | A storage system |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101662099A (en) * | 2008-08-26 | 2010-03-03 | 英业达股份有限公司 | Lead-in structure of connector |
| CN101727128A (en) * | 2008-10-23 | 2010-06-09 | 英业达股份有限公司 | Server |
| US20120258611A1 (en) * | 2011-04-05 | 2012-10-11 | Bingi Ravi B | Slot design for flexible and expandable system architecture |
| US20140223039A1 (en) * | 2013-02-04 | 2014-08-07 | Hon Hai Precision Industry Co., Ltd. | Hard disk board and server system using same |
| CN104035531A (en) * | 2014-06-24 | 2014-09-10 | 浪潮电子信息产业股份有限公司 | High-scalability 1U server node system |
| CN104461974A (en) * | 2013-09-13 | 2015-03-25 | 英业达科技有限公司 | Server system with high-speed small computer system interface |
-
2016
- 2016-05-24 CN CN201610349455.3A patent/CN106020379A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101662099A (en) * | 2008-08-26 | 2010-03-03 | 英业达股份有限公司 | Lead-in structure of connector |
| CN101727128A (en) * | 2008-10-23 | 2010-06-09 | 英业达股份有限公司 | Server |
| US20120258611A1 (en) * | 2011-04-05 | 2012-10-11 | Bingi Ravi B | Slot design for flexible and expandable system architecture |
| US20140223039A1 (en) * | 2013-02-04 | 2014-08-07 | Hon Hai Precision Industry Co., Ltd. | Hard disk board and server system using same |
| CN104461974A (en) * | 2013-09-13 | 2015-03-25 | 英业达科技有限公司 | Server system with high-speed small computer system interface |
| CN104035531A (en) * | 2014-06-24 | 2014-09-10 | 浪潮电子信息产业股份有限公司 | High-scalability 1U server node system |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019052124A1 (en) * | 2017-09-15 | 2019-03-21 | 联想(北京)有限公司 | Data processing method and electronic device |
| CN110069436A (en) * | 2018-01-22 | 2019-07-30 | 纬颖科技服务股份有限公司 | Hot plug control circuit and associated storage servers system |
| CN111338911A (en) * | 2018-12-19 | 2020-06-26 | 佛山市顺德区顺达电脑厂有限公司 | Server hard disk indicator lamp control system and control method thereof |
| CN111338911B (en) * | 2018-12-19 | 2022-12-27 | 佛山市顺德区顺达电脑厂有限公司 | Server hard disk indicator lamp control system and control method thereof |
| CN118606252A (en) * | 2024-08-07 | 2024-09-06 | 浙江大华技术股份有限公司 | A storage system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106873725B (en) | Device bearing device, conversion board and method for refreshing cache memory | |
| KR101043842B1 (en) | Physical device(phy) support of the usb2.0 link power management addendum using a ulpi phy interface standard | |
| US9632895B2 (en) | Apparatus, system and method for a common unified debug architecture for integrated circuits and SoCs | |
| TW201104446A (en) | Memory card with SATA interface | |
| CN106020379A (en) | Server system | |
| CN211427190U (en) | Server circuit and mainboard based on Feiteng treater 2000+ | |
| KR20130070251A (en) | Bridge chipset and data storage system including the same | |
| JP2017525200A (en) | Link layer / physical layer (PHY) serial interface | |
| CN104834620A (en) | SPI (serial peripheral interface) bus circuit, realization method and electronic equipment | |
| CN209560436U (en) | A kind of NVMe hard disk backboard | |
| CN104102600A (en) | Memory controller | |
| CN112988637B (en) | I3C hub to facilitate backward compatibility with I2C | |
| CN104021809A (en) | Universal serial bus (USB) storage | |
| CN107392292A (en) | For transmitting the electronic circuit and method of data | |
| KR101247247B1 (en) | Controller for controlling output of clock signal and system having the same | |
| CN215117312U (en) | Real-time signal processing platform based on MPSOC | |
| CN103135939A (en) | Access device | |
| CN203386206U (en) | Device for reading physical memory of computer through PCI Express interface | |
| JP2008521080A5 (en) | ||
| US20150039797A1 (en) | Removable expansion interface device | |
| CN213934866U (en) | Adapter card with solid state disk interface and server | |
| CN101853231B (en) | Mainboard, computer and storage device | |
| CN101231624B (en) | Shortcut card device | |
| CN204706031U (en) | Serial peripheral equipment interface SPI bus circuit and electronic equipment | |
| US20090185559A1 (en) | Integration module for universal serial bus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20161012 |
|
| WD01 | Invention patent application deemed withdrawn after publication |