[go: up one dir, main page]

CN105867040A - Array substrate and liquid crystal display panel thereof - Google Patents

Array substrate and liquid crystal display panel thereof Download PDF

Info

Publication number
CN105867040A
CN105867040A CN201610463829.4A CN201610463829A CN105867040A CN 105867040 A CN105867040 A CN 105867040A CN 201610463829 A CN201610463829 A CN 201610463829A CN 105867040 A CN105867040 A CN 105867040A
Authority
CN
China
Prior art keywords
array base
base palte
data
line
pixel electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610463829.4A
Other languages
Chinese (zh)
Inventor
张洲
黄俊宏
蔡育徵
马长文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to CN201610463829.4A priority Critical patent/CN105867040A/en
Publication of CN105867040A publication Critical patent/CN105867040A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/12Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
    • G02F2201/123Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode pixel

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Geometry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention provides an array substrate and a liquid crystal display panel thereof. The array substrate comprises a plurality of sub-pixel electrodes which are arrayed in a matrix manner, pixel switches which correspond to each sub-pixel electrode, and a first scanning line and a second scanning line which correspond to each row of the sub-pixel electrodes, wherein a first connection end of each pixel switch is connected with the corresponding sub-pixel electrode; control ends of the pixel switches corresponding to the sub-pixel electrodes in each row of the sub-pixel electrodes are alternatively connected to the first scanning line and the second scanning line; and the control ends of the pixel switches corresponding to the sub-pixel electrodes in each row of the sub-pixel electrodes are alternatively connected to the first scanning line and the second scanning line. The array substrate provided by the invention is provided with the first scanning line and the second scanning line and the first scanning line and the second scanning line can be used for controlling the control ends of the sub-pixel electrodes, so that dot inversion of the sub-pixel electrodes can be realized, and crosstalk and flickering phenomena of a display picture can be effectively inhibited.

Description

Array base palte and display panels thereof
Technical field
The present invention relates to Display Technique field, specifically refer to a kind of array base palte and display panels thereof.
Background technology
Along with the use demand of smart mobile phone and the growth requirement of flat board, smart mobile phone and flat board needs more It is the most convenient to come, and the mobile phone display screen of customer demand is the most increasing, the polarity inversion of conventional Mobile phone screen Mode generally row reversion (Line inversion) or row reversion (Column inversion), this kind anti- The mode that turns is easier to produce the problem such as crosstalk (Crosstalk) or flicker (Flicker) on display picture, And put reversion (Dot inversion) display picture on substantially without produce crosstalk (Crosstalk) and Flicker (Flicker) phenomenon.Point reversion (Dot inversion) is a kind of comparatively ideal liquid crystal reversion side Formula, can effectively suppress to show that crosstalk (Crosstalk) and flicker (Flicker) phenomenon occurs in picture.
Summary of the invention
The present invention provides a kind of array base palte and display panels thereof, to solve to show in prior art There is the technical problem of crosstalk and flicker in picture.
For solving above-mentioned technical problem, the technical scheme that the present invention uses is: provide a kind of array Substrate, described array base palte includes multiple pixel electrode arranged in a matrix fashion and each described Pixel switch that pixel electrode is correspondingly arranged and being correspondingly arranged with pixel electrode described in every a line First scan line and the second scan line, the first connection end of pixel switch described in each of which connects correspondence Described pixel electrode, corresponding to each described pixel electrode in pixel electrode described in every a line The control end of pixel switch be alternately connected to described first scan line and described second scan line, and often The control end of the pixel switch corresponding to each described pixel electrode in pixel electrode described in string is handed over For being connected to described first scan line and described second scan line.
According to one embodiment of the invention, described first scan line and described second scan line lay respectively at often The both sides of pixel electrode described in a line.
According to one embodiment of the invention, described pixel switch is thin film transistor (TFT), described pixel switch First connect end, second connect end and control end correspond respectively to described thin film transistor (TFT) drain electrode, Source electrode and grid.
According to one embodiment of the invention, described array base palte farther includes to arrange described son with the most adjacent two The data wire that pixel electrode is correspondingly arranged, described adjacent two row pixel corresponding to described pixel electrode Second connection end of switch is connected on the described data wire of correspondence.
According to one embodiment of the invention, described data line bit arranges described pixel electrode in described adjacent two Between.
According to one embodiment of the invention, described array base palte farther includes gate driver circuit, described Gate driver circuit drives to each described first scan line applying scanning successively at the front field of each display frame Galvanic electricity pressure, and then open each described first scan line successively and connected described pixel switch, and each The rear field of display frame applies turntable driving voltage to each described second scan line successively, and then beats successively Open each described second scan line and connected described pixel switch.
According to one embodiment of the invention, described array base palte farther includes data drive circuit, described Data drive circuit for applying the number of the first polarity at the front field of each display frame to described data wire According to driving voltage, and apply and described first polarity to described data wire at the rear field of each display frame The data drive voltage of the second contrary polarity.
According to one embodiment of the invention, described data drive circuit includes data driver and distributor circuit, Described data driver has multiple data-out port, and described distributor circuit is for by each described number It is selectively connected thereto at least two the above data wires according to output port, and then makes each described number Data drive signal can be applied at least two corresponding data above lines according to output port.
According to one embodiment of the invention, described distributor circuit includes that multicomponent joins switch and a plurality of distribution control Line processed, the quantity of described distribution control line with assign described in each group inside the Pass distribution number of switches corresponding, The the first connection end often organizing described distribution switch connects same described data-out port, often described point of group The the second connection end joining switch connects corresponding described data wire, often organizes the control end of described distribution switch Connect the described distribution control line of correspondence respectively, and then by dividing of applying on each described distribution control line Join and control the data drive voltage selectivity applying extremely correspondence that each described data-out port is exported by voltage Described data wire.
Another technical solution used in the present invention is: provide a kind of display panels, including above-mentioned Public substrate that described array base palte is oppositely arranged with described array base palte and be held on described battle array Liquid crystal layer between row substrate and described public substrate.
The invention has the beneficial effects as follows: be different from the situation of prior art, the array base that the present invention provides Plate can control owing to being provided with the first scan line and the second scan line, the first scan line and the second scan line The control end of pixel electrode, and then can be used for realizing the some reversion of pixel electrode, it is possible to effectively There is crosstalk and scintillation in suppression display picture.
Accompanying drawing explanation
For the technical scheme being illustrated more clearly that in the embodiment of the present invention, embodiment will be described below The accompanying drawing used required in is briefly described, it should be apparent that, the accompanying drawing in describing below is only It is some embodiments of the present invention, for those of ordinary skill in the art, is not paying creativeness On the premise of work, it is also possible to obtain other accompanying drawing according to these accompanying drawings, wherein:
Fig. 1 is the structural representation of the array base palte first embodiment that the present invention provides;
Fig. 2 is the structural representation of array base palte the second embodiment that the present invention provides;
Fig. 3 is the structural representation of array base palte the 3rd embodiment that the present invention provides;
Fig. 4 is the array base palte that provides of present invention sequential chart in a display frame;
Fig. 5 is the structural representation of display panels one embodiment that the present invention provides.
Detailed description of the invention
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is entered Row clearly and completely describes, it is clear that described embodiment is only a part of embodiment of the present invention, Rather than whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art are not having Have and make the every other embodiment obtained under creative work premise, broadly fall into present invention protection Scope.
Refer to the structural representation that Fig. 1, Fig. 1 are the array base palte first embodiments that the present invention provides.
As it is shown in figure 1, this array base palte 100 includes multiple pixel electrode arranged in a matrix fashion 110 pixel switches 120 being correspondingly arranged with each pixel electrode 110 and with every a line sub-pixel The first scan line 101 and the second scan line 102, each of which pixel switch that electrode 110 is correspondingly arranged The first connection end 121 of 120 connects the pixel electrode 110 of correspondence, in every a line pixel electrode The control end 123 of the pixel switch 120 corresponding to each pixel electrode 110 is alternately connected to first and sweeps Retouch each pixel electrode 110 in line 101 and the second scan line 102, and every string pixel electrode The control end 123 of corresponding pixel switch 120 is alternately connected to the first scan line 101 and second and sweeps Retouch line 102.
The array base palte 100 that the present invention provides is owing to being provided with the first scan line 101 and the second scan line 102, the first scan line 101 and the second scan line 102 can control the control end of pixel electrode 110 123, and then can be used for realizing the some reversion of pixel electrode 110, it is possible to effectively suppression display picture Crosstalk and scintillation occur.
In the present embodiment, the first scan line 101 and the second scan line 102 lay respectively at every a line The both sides of pixel electrode 110, and the first scan line 101 and the second scan line 102 be alternately distributed line by line, Scan line distribution is that first scan line the 101, second scan line 102, first scans in a particular embodiment Line the 101, second scan line 102 ... the rest may be inferred.
Further, pixel switch 120 is preferably thin film transistor (TFT), and the first of pixel switch 120 is even Connect the drain electrode that end 121 is thin film transistor (TFT), connect corresponding pixel electrode 110;Second connects end 122 is the source electrode of thin film transistor (TFT), is connected to the data wire 103 of correspondence;And control end 123 is thin The grid of film transistor, is the most alternately connected to the first scan line 101 and the second scan line of correspondence 102, in specific embodiment, when the control end 123 of a pixel switch 120 is connected to the first scan line When 101, its in the row direction with the control end of the previous and later pixel switch 120 on column direction 123 are connected to the second scan line 102, and the rest may be inferred for other.
In the present embodiment, array base palte 100 includes corresponding with the most adjacent two row pixel electrodes 110 The data wire 103 arranged, second of the pixel switch 120 corresponding to adjacent two row pixel electrodes 110 Connecting end 122 to be connected on the data wire 103 of correspondence, data wire 103 is by pixel switch 120 Second connects end 122 carries out discharge and recharge to pixel electrode 110.
Further, data wire 103 between adjacent two row pixel electrodes 110, the most adjacent two Pixel electrode 110 shares one group of data wire 103, such that it is able to reduce the quantity of data wire 103.? In other embodiments, string pixel electrode 110 can also be with one group of data wire 103.
Refer to the structural representation that Fig. 2, Fig. 2 are array base palte the second embodiments that the present invention provides.
As in figure 2 it is shown, array base palte 200 farther includes gate driver circuit 230, raster data model Circuit 230 applies scanning to each first scan line 201 successively at the front field of each display frame Frame Driving voltage, and then open each first connected pixel switch of scan line 201 220 successively, and often The rear field of one display frame Frame applies turntable driving voltage to each second scan line 202 successively, enters And open each second connected pixel switch of scan line 202 220 successively.
In other embodiments, gate driver circuit 230 be further divided into first grid drive circuit and Second grid drive circuit, first grid drive circuit connects all first scan lines 201, each The front field of display frame Frame applies turntable driving voltage to each first scan line 201 successively, and second Gate driver circuit connects all second scan lines 202, and the rear field at each display frame Frame depends on Secondary apply turntable driving voltage, first grid drive circuit and second grid to each second scan line 202 Drive circuit is separately and alternation, first grid drive circuit and second grid drive circuit are permissible It is arranged on the same side or the both sides of array base palte 200.In other embodiments, first grid drives Circuit can also segment a plurality of first sub-gate driver circuit, and second grid drive circuit can also segment A plurality of second sub-gate driver circuit, here is omitted.
Gate driver circuit 230 applies scanning electricity to each first scan line 201 and the second scan line 202 The driving direction of pressure can be identical, and the i.e. first scan line 201 and the second scan line 202 scanning direction are all It is from top to bottom or from bottom to top;Driving direction may be reversed, i.e. when the first scan line 201 Scanning direction is from top to bottom, the second scan line 202 scanning direction be exactly from bottom to top.
Array base palte 200 farther includes data drive circuit 240, and data drive circuit 240 is used for Apply the data drive voltage of the first polarity to data wire 203 at the front field of each display frame Frame, And apply with first opposite polarity second to data wire 203 at the rear field of each display frame Frame The data drive voltage of polarity.Wherein, the first polarity includes positive pole and negative pole.
Refer to the structural representation that Fig. 3, Fig. 3 are array base palte the 3rd embodiments that the present invention provides.
As it is shown on figure 3, data drive circuit 340 includes data driver 341 and distributor circuit 342, Data driver 341 has multiple data-out port 3410 (the most only display one), point Distribution road 342 is for being selectively connected thereto at least two data above by each data-out port 3410 Line 303, and then make each data-out port 3410 can be at least two corresponding data above Line 303 applies data drive signal.Data drive circuit 340 utilizes the distributor circuit 342 can be significantly Reduce the input port of data drive circuit 340, thus reduce the ic core of display panels The output pin of sheet, and then the size of IC chip can be reduced, cost-effective.
Distributor circuit 342 includes that multicomponent is joined switch 3420 and (the most only shown one group and this group bag Include three distribution switches 3420) and a plurality of distribution control line Demux1, Demux2, Demux3 ( Fig. 3 only shows three), the quantity of distribution control line joins assigning in switch 3420 with each component Pass quantity is corresponding.Corresponding every component joins the first connection end 3421 of switch 3420, and to connect same data defeated Going out port 3410, every component is joined the second connection end 3422 of switch 3420 and is connected corresponding data wire 303, every component is joined the end 3423 that controls of switch 3420 and is connected the distribution control line of correspondence respectively, and then Control what each data-out port 3410 was exported by voltage by the distribution applied on each distribution control line Data drive voltage selectivity applies to corresponding data wire 303.In other embodiments, same point Join control line and can control the corresponding distribution switch 3420 of different group.
Referring to Fig. 4, Fig. 4 is the array base palte that provides of present invention sequential chart in a display frame.
As shown in Figure 4, the sequential chart in a display frame includes three distribution control line Demux1, The sequential of Demux2, Demux3, scan line and data drive signal, wherein, the first scan line 301 and second scan line 302 be respectively n bar, the number that data-out port 3410 exports at front field According to driving signal voltage to be positive polarity, rear field is negative polarity, or front field is negative polarity, later half Frame is positive polarity, and the positive-negative polarity of voltage is on the basis of reference voltage Vcom.
Refer to the structural representation that Fig. 5, Fig. 5 are display panels one embodiments that the present invention provides Figure.
As described in Figure 5, this display panels 400, including above-mentioned array base palte 300 and array Public substrate 410 that substrate is oppositely arranged and the liquid crystal being held between array base palte and public substrate Layer 420.
Wherein, the structure of array base palte 300 sees above, and it is no longer repeated herein.
In sum, it should be readily apparent to one skilled in the art that array base palte that the present invention provides is owing to setting There are the first scan line and the second scan line, the first scan line and the second scan line can control sub-pixel electricity The control end of pole, and then can be used for realizing the some reversion of pixel electrode, it is possible to effectively suppress display There is crosstalk and scintillation in picture.
The foregoing is only embodiments of the invention, not thereby limit the scope of the claims of the present invention, all It is the equivalent structure utilizing description of the invention and accompanying drawing content to be made or equivalence flow process conversion, or directly Or indirectly it is used in other relevant technical fields, the most in like manner it is included in the scope of patent protection of the present invention In.

Claims (10)

1. an array base palte, it is characterised in that described array base palte includes multiple with matrix side The pixel switch that is correspondingly arranged with each described pixel electrode of pixel electrode of formula arrangement and The first scan line being correspondingly arranged with pixel electrode described in every a line and the second scan line, the most often First connection end of pixel switch described in connects corresponding described pixel electrode, described in every a line The control end of the pixel switch corresponding to each described pixel electrode in pixel electrode alternately connects It is connected in described first scan line and described second scan line, and pixel electrode described in every string The control end of the pixel switch corresponding to each described pixel electrode is alternately connected to described first and sweeps Retouch line and described second scan line.
Array base palte the most according to claim 1, it is characterised in that described first scanning Line and described second scan line lay respectively at the both sides of pixel electrode described in every a line.
Array base palte the most according to claim 1, it is characterised in that described pixel switch For thin film transistor (TFT), the first connection end, the second connection end and the control end of described pixel switch divide Dui Yingyu the drain electrode of described thin film transistor (TFT), source electrode and grid.
Array base palte the most according to claim 1, it is characterised in that described array base palte Farther include to arrange, with the most adjacent two, the data wire that described pixel electrode is correspondingly arranged, described adjacent Second connection end of two row pixel switch corresponding to described pixel electrode is connected to the institute of correspondence State on data wire.
Array base palte the most according to claim 4, it is characterised in that described data line bit Arrange between described pixel electrode in described adjacent two.
Array base palte the most according to claim 4, it is characterised in that described array base palte Farther including gate driver circuit, described gate driver circuit depends at the front field of each display frame Secondary apply turntable driving voltage to each described first scan line, and then open each described first successively and sweep Retouch line and connected described pixel switch, and at the rear field of each display frame successively to each described second Scan line applies turntable driving voltage, and then opens described in each described second scan line connected successively Pixel switch.
Array base palte the most according to claim 6, it is characterised in that described array base palte Farther including data drive circuit, described data drive circuit is for the first half at each display frame Frame applies the data drive voltage of the first polarity to described data wire, and later half at each display frame Frame applies the data drive voltage with described first opposite polarity second polarity to described data wire.
Array base palte the most according to claim 7, it is characterised in that described data-driven Circuit includes that data driver and distributor circuit, described data driver have multiple data output end Mouthful, described distributor circuit is for being selectively connected thereto at least two by each described data-out port The above data wire, and then make each described data-out port can be to corresponding at least two Bar data above line applies data drive signal.
Array base palte the most according to claim 8, it is characterised in that described distributor circuit Switch and a plurality of distribution control line, the quantity of described distribution control line and each group of institute is joined including multicomponent State the distribution number of switches inside the Pass assigning corresponding, often organize the first connection end of described distribution switch even Connecing same described data-out port, the second connection end often organizing described distribution switch connects correspondence Described data wire, often organizes the described end that controls distributing switch and connects the described distribution control of correspondence respectively Line, and then control voltage by defeated for each described data by the distribution applied on each described distribution control line The data drive voltage selectivity going out port output applies to corresponding described data wire.
10. a display panels, it is characterised in that include as claim 1-9 is any one Public substrate that array base palte described in Xiang is oppositely arranged with described array base palte and be held on institute State the liquid crystal layer between array base palte and described public substrate.
CN201610463829.4A 2016-06-23 2016-06-23 Array substrate and liquid crystal display panel thereof Pending CN105867040A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610463829.4A CN105867040A (en) 2016-06-23 2016-06-23 Array substrate and liquid crystal display panel thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610463829.4A CN105867040A (en) 2016-06-23 2016-06-23 Array substrate and liquid crystal display panel thereof

Publications (1)

Publication Number Publication Date
CN105867040A true CN105867040A (en) 2016-08-17

Family

ID=56654883

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610463829.4A Pending CN105867040A (en) 2016-06-23 2016-06-23 Array substrate and liquid crystal display panel thereof

Country Status (1)

Country Link
CN (1) CN105867040A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109841197A (en) * 2019-03-07 2019-06-04 南京中电熊猫液晶显示科技有限公司 A kind of liquid crystal display device and its scanning drive method
CN114446259A (en) * 2022-03-10 2022-05-06 奕力科技股份有限公司 wearable display device
CN114488639A (en) * 2022-03-30 2022-05-13 苏州华星光电技术有限公司 Array substrate, liquid crystal display panel and display device
US11947230B2 (en) 2022-03-30 2024-04-02 Suzhou China Star Optoelectronics Technology Co., Ltd. Array substrate, liquid crystal display panel, and display device

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010046002A1 (en) * 2000-05-29 2001-11-29 Ming-Tien Lin Dot inversion mode active matrix liquid crystal display with pre-writing circuit
US20030085885A1 (en) * 2001-11-08 2003-05-08 Hitachi, Ltd. Display device
US20060232541A1 (en) * 2005-04-19 2006-10-19 Yasuyuki Kudo Display device and method for driving a display device
CN1956048A (en) * 2005-10-20 2007-05-02 株式会社日立显示器 display device
CN101359461A (en) * 2003-12-26 2009-02-04 卡西欧计算机株式会社 Display driving device and display device having the display driving device
US20090231324A1 (en) * 2008-03-11 2009-09-17 Hitachi Displays, Ltd. Liquid crystal display device
CN201845154U (en) * 2010-08-19 2011-05-25 华映视讯(吴江)有限公司 Thin-film transistor array substrate
CN102741913A (en) * 2010-02-08 2012-10-17 夏普株式会社 Display device
CN104280964A (en) * 2014-10-29 2015-01-14 厦门天马微电子有限公司 Array substrate, display panel and display device
CN104699355A (en) * 2015-04-01 2015-06-10 上海天马微电子有限公司 Self-contained touch display panel, array substrate thereof and touch device
CN105527737A (en) * 2016-02-01 2016-04-27 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof
CN105629606A (en) * 2016-01-13 2016-06-01 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010046002A1 (en) * 2000-05-29 2001-11-29 Ming-Tien Lin Dot inversion mode active matrix liquid crystal display with pre-writing circuit
US20030085885A1 (en) * 2001-11-08 2003-05-08 Hitachi, Ltd. Display device
CN101359461A (en) * 2003-12-26 2009-02-04 卡西欧计算机株式会社 Display driving device and display device having the display driving device
US20060232541A1 (en) * 2005-04-19 2006-10-19 Yasuyuki Kudo Display device and method for driving a display device
CN1956048A (en) * 2005-10-20 2007-05-02 株式会社日立显示器 display device
US20090231324A1 (en) * 2008-03-11 2009-09-17 Hitachi Displays, Ltd. Liquid crystal display device
CN102741913A (en) * 2010-02-08 2012-10-17 夏普株式会社 Display device
CN201845154U (en) * 2010-08-19 2011-05-25 华映视讯(吴江)有限公司 Thin-film transistor array substrate
CN104280964A (en) * 2014-10-29 2015-01-14 厦门天马微电子有限公司 Array substrate, display panel and display device
CN104699355A (en) * 2015-04-01 2015-06-10 上海天马微电子有限公司 Self-contained touch display panel, array substrate thereof and touch device
CN105629606A (en) * 2016-01-13 2016-06-01 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof
CN105527737A (en) * 2016-02-01 2016-04-27 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109841197A (en) * 2019-03-07 2019-06-04 南京中电熊猫液晶显示科技有限公司 A kind of liquid crystal display device and its scanning drive method
CN114446259A (en) * 2022-03-10 2022-05-06 奕力科技股份有限公司 wearable display device
CN114446259B (en) * 2022-03-10 2023-09-12 奕力科技股份有限公司 Wearable display device
CN114488639A (en) * 2022-03-30 2022-05-13 苏州华星光电技术有限公司 Array substrate, liquid crystal display panel and display device
CN114488639B (en) * 2022-03-30 2024-01-12 苏州华星光电技术有限公司 Array substrate, liquid crystal display panel and display device
US11947230B2 (en) 2022-03-30 2024-04-02 Suzhou China Star Optoelectronics Technology Co., Ltd. Array substrate, liquid crystal display panel, and display device

Similar Documents

Publication Publication Date Title
KR102306598B1 (en) Display apparatus
US9217905B2 (en) Dual-gate driven lateral pixel arrangement structure and display panel
US9341905B1 (en) Array substrate, liquid crystal display panel and liquid crystal display
CN104360551B (en) Array substrate, liquid crystal panel and liquid crystal display
CN111025710B (en) Display panel and display device
US10062347B2 (en) Display apparatus and method for driving the same
CN103529614B (en) Array substrate, display unit and driving method thereof
CN105702226A (en) Display panel driving method, display panel and display device
CN101960371A (en) Active matrix substrate, liquid crystal panel, liquid crystal display device, liquid crystal display unit, and television receiver
CN109671405A (en) A kind of array substrate, display panel and its driving method
CN107633827B (en) Display panel driving method and display device
CN110333632B (en) Array substrate, display panel and display device
CN105158997A (en) Thin film transistor array substrate
CN102081270B (en) Liquid crystal display device and driving method thereof
CN101872594B (en) Liquid crystal display device, and method of driving liquid crystal display device
JP6239276B2 (en) Array substrate, liquid crystal display panel and liquid crystal display device
CN105788549A (en) Pixel driving structure, driving method and display device
CN104204929B (en) Display element and display device
CN103197481B (en) Array substrate and liquid crystal display device
CN105867040A (en) Array substrate and liquid crystal display panel thereof
KR20180061506A (en) Display device
CN113920956B (en) Driving circuit, driving method and display device
CN109637352A (en) Display panel and display device
CN103345091A (en) Display panel, driving method thereof and display device thereof
CN105427804A (en) Display driving circuit and control method thereof, and display apparatus

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20160817

RJ01 Rejection of invention patent application after publication