[go: up one dir, main page]

CN105632949A - 基板适配器生产方法、基板适配器和半导体元件接触方法 - Google Patents

基板适配器生产方法、基板适配器和半导体元件接触方法 Download PDF

Info

Publication number
CN105632949A
CN105632949A CN201510824966.1A CN201510824966A CN105632949A CN 105632949 A CN105632949 A CN 105632949A CN 201510824966 A CN201510824966 A CN 201510824966A CN 105632949 A CN105632949 A CN 105632949A
Authority
CN
China
Prior art keywords
metal element
contact material
substrate
substrate adapter
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510824966.1A
Other languages
English (en)
Other versions
CN105632949B (zh
Inventor
马丁·布雷夫斯
安德列亚斯·欣里希
安德列亚斯·克莱因
迈克尔·舍费尔
伊利萨·克里尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Heli Electronics Co ltd
Original Assignee
Heraeus Materials Technology GmbH and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Heraeus Materials Technology GmbH and Co KG filed Critical Heraeus Materials Technology GmbH and Co KG
Publication of CN105632949A publication Critical patent/CN105632949A/zh
Application granted granted Critical
Publication of CN105632949B publication Critical patent/CN105632949B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/142—Metallic substrates having insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0343—Manufacturing methods by blanket deposition of the material of the bonding area in solid form
    • H01L2224/03436—Lamination of a preform, e.g. foil, sheet or layer
    • H01L2224/03438—Lamination of a preform, e.g. foil, sheet or layer the preform being at least partly pre-patterned
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37139—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/404—Connecting portions
    • H01L2224/40475—Connecting portions connected to auxiliary connecting means on the bonding areas
    • H01L2224/40491—Connecting portions connected to auxiliary connecting means on the bonding areas being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48491—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/8484—Sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H01L23/49844—Geometry or layout for individual devices of subclass H10D
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

本发明涉及基板适配器生产方法、基板适配器和半导体元件接触方法。一种用于生产基板适配器(50)的方法，该基板适配器(50)特别用于接触半导体元件(26)，该方法包括以下步骤：-使导电的金属元件(15)结构化；-至少在一些区段用电绝缘材料(10)特别是塑料封装结构化的金属元件(15)；和-将接触材料(13)应用到金属元件(15)的第一侧(17)上。

Description

基板适配器生产方法、基板适配器和半导体元件接触方法
描述
本发明涉及一种生产基板适配器的方法，该基板适配器特别用来接触半导体元件。另外，本发明涉及一种基板适配器和用于接触基板适配器用于其中的半导体元件，特别是功率器件的方法。
对电力电子模块的日益增加的要求，例如与其导电性和使用寿命相关的要求，需要使用铜结合线，以便使功率半导体彼此接触或接触电力电子模块内的其他终端。目前使用的芯片金属化的主要方法是铝涂层或铝金属化，这可能会导致接触过程中和随后的器件使用中的问题。例如，这种金属化的方法可导致在操作中模块随后的故障。
存在不同的方法来增加系统的使用寿命，如使用所谓的柔性电路板。然而，这种柔性电路板还涉及缺点，由于这些柔性电路板不能用常规的线接合工艺接触，使得现有的生产能力不能再使用。
本发明的目的是提供一种改进的解决方案，特别是关于生产的半导体装置的可靠性，半导体装置特别是功率半导体器件。另外，详细说明了产生改进的方法，特别是关于下游拾取和放置技术。
根据本发明，关于生产特别用于接触半导体元件的基板适配器的方法，该目的是通过具有专利权利要求1的特征的方法来实现的，关于基板适配器，是通过专利权利要求17的主题来实现的，关于用于通过根据本发明的基板适配器来接触半导体元件，特别是功率器件的方法，是通过具有专利权利要求24的特征的方法来实现的。
根据本发明的用于生产基板适配器的方法的有利且方便的配置、或者根据本发明的用于接触半导体元件的方法的和根据本发明的基板适配器的有利且方便的配置，在从属权利要求中具体说明。
根据本发明的用于生产基板适配器的方法，该基板适配器特别用于接触半导体元件，该方法包括以下步骤：
-使导电的金属元件结构化，
-至少在一些区段用电绝缘材料特别是塑料来封装结构化的金属元件，和
-将接触材料应用到金属元件的第一侧。
导电的金属元件的结构化涉及将结构并入导电的金属元件中，其中该结构可以合并在导电的金属元件的一个侧上和多于一个侧上。例如，关于要实现的基板适配器的形状或要实现的接触材料的形状，进行导电的金属元件的结构化。例如，可能的是，将相同或相应的形状并入导电的金属元件，使得它们彼此间隔开。
导电的金属元件可以是金属箔，特别是铜箔。金属元件也可以由铜合金形成。在这一点上，可以设想的是使用CuNi、CuSn、CuFe、CuNiSz、CuAg、CuW或CuMo。还有可能的是金属元件包含纯银。
可选地提供了，结构化的金属元件的第一侧涂覆有第一涂层系统和/或结构化的金属元件的第二侧涂敷有第二涂层系统。具有第一和/或第二涂层系统的金属元件的第一和/或第二侧的可选涂层可以例如通过电镀进行。涂层或者第一和/或第二涂层系统，优选地分别是不同的金属，特别是镍、银和/或金。
在根据本发明的方法中，结构化的金属元件至少在一些区段用电绝缘材料，特别是塑料来封装。则根据本发明的方法的特征在于以下事实：首先，由于用电绝缘材料封装，金属元件的电绝缘在生产过程中得到改善，并进而提供了更好的稳定的中间体和/或最终产品。
在根据本发明的方法中，结构化的金属元件可连接到基板和接触材料或者与基板和接触材料连接在一起。
为了进一步处理，对设置有接触材料的结构化的金属元件的细分可以以这样的方式进行，使得基板将细分的金属元件固定成彼此间隔一定距离。因此，设置有接触材料的多个细分的金属元件位于基板上，其中金属元件相邻地布置在基板上，其中基板上细分的金属元件彼此的间隔被保持。基板具有将细分的金属元件保持在适当的位置的作用。
在本发明的延伸中，建议的是，优选地在设置有接触材料的结构化的金属元件细分之前，将保护箔片应用到结构化的金属元件的第二侧。通过保护箔片，结构化的金属元件的第二侧可免遭电接触和/或污染和/或损坏。
结构化的金属元件至少在一些区段用电绝缘材料的封装可通过传递模塑，特别是膜辅助成型或热压缩成型，或者通过注塑成型，特别是微成型来实现。取决于所选择的成型方法，可以使用各种不同的材料。在注塑成型的情况下，可以使用热塑性材料如PPE或PEEK。在传递模塑的情况下，优选地使用热固性塑料。还可以设想的是，成型材料包含填充材料，例如玻璃纤维元件。
在封装结构化的金属元件时，金属元件的侧面的至少一些区段被电绝缘材料覆盖，其中形成电绝缘材料的框架。金属元件的侧面是形成结构化的金属元件的厚度的面。换言之，结构化的金属元件的侧面是形成金属箔片的厚度或高度的面。结构化的金属元件的侧面也可以指定为边缘面。
由于具有以这样的方式形成的框架，结构化的金属元件被设计成防腐蚀。另外，因为框架的击穿电压增大，形成了非常坚固的中间元件，该中间元件可以以有利的方式运输到现有的下游拾取和放置工序。
由电绝缘材料制成的框架可包括由电绝缘材料制成的位于结构化的金属元件的两个区段之间的至少一个分隔带。如果作为金属元件的结构化和随后的细分的一部分形成了栅极和发射极，分隔带可形成在结构化的金属元件的两个区段之间，即在栅极和发射极之间。分隔带应理解为框架的一个部分或一个区段。通过这样的分隔带，可以形成栅极和发射极之间的明确的分隔。
由电绝缘材料特别是塑料制成的框架的高度，可以等于金属元件的厚度。在框架的这种设计中，可能的是金属元件与框架齐平而终止。
作为本发明的一部分，还建议在金属元件的第一侧上，框架形成带有边界面的腔体，接触材料被引入到腔体中。这种腔体用作对要应用的接触材料的定位辅助。另外，框架的至少一些区段可以接合在金属元件的第一侧和/或第二侧的边缘后面。金属元件的第一和/或第二侧的边缘的这种接合提供了金属元件的附加的稳定。这样的一个结果是，金属元件的边缘和/或拐角区段，也可用塑料涂覆或封装。
根据本发明，还可以提供的是，边界面中的至少一个边界面的高度小于接触材料的厚度，或大于接触材料的厚度，或等于接触材料的厚度。如果接触材料的厚度等于边界面的高度，金属元件的第一侧上的接触材料与边界面齐平而终止，并因此与电绝缘材料的框架齐平而终止。如果边界面中的一个边界面的高度小于接触材料的厚度，金属元件的第一侧上的接触材料至少在一些区段中延伸超出框架或在其上面。如果较大的边界面中的至少一个边界面的高度大于接触材料的厚度，框架的至少一些区段位于接触材料上方，其效果是，例如，基板和/或基板箔片放置在框架上。
在本发明的另一实施方案中，框架的至少一个分隔带可以连接到边界面，其中该边界面的高度小于接触材料的厚度。
根据本发明，还可以提供的是边界面以这样的方式形成，使得其与金属元件的第一侧包括至少90°的角度，以形成要应用的接触材料的定位几何结构。
将接触材料应用到金属元件的第一侧可以包括以下步骤：
-特别是通过丝网印刷或模板印刷应用到基板的一侧上，
-将在一些区段被封装的金属元件和基板定位，使得金属元件的第一侧和接触材料被布置成彼此相对，和
-将结构化的金属元件连接到基板，并连接到位于基板上的接触材料。
这样的方法可以被认定为间接印刷。
接触材料可以例如通过丝网印刷或模板印刷直接应用到金属元件的第一侧上。接触材料的这样的应用优选将在框架的高度等于金属元件的厚度的这些情况下进行。
可以另外提供的是，接触材料通过使用刮板或者喷涂或喷射或分配到至少一个腔体中，被直接施加到金属元件的第一侧上。优选地，接触材料的这种类型的应用应选择在框架没有与金属元件齐平终止时，更确切地说在腔体形成时。可以提供的是，腔体完全被接触材料填充。还可以设想的是，腔体仅在相对于其高度或深度的一些区段被接触材料填充或回填。因此，根据本发明，还提出的是，当结构化的金属元件至少在一些区段中封装时，并入金属元件中的结构被绝缘材料回填和/或在一些区段中被回填。并入金属元件中的结构可以是，例如，凹部和/或沟槽和/或凹槽，借以该凹部、沟槽或凹槽完全被例如电绝缘材料填充。相对于凹部、凹槽或沟槽的高度用电绝缘材料回填区段，也是可以设想的。
接触材料可以是例如易烧结材料或烧结材料。接触材料可以是烧结糊状物和/或烧结箔片，其中烧结材料和/或烧结糊状物和/或烧结箔片可以包含，例如，银和/或银的化合物。还可以设想的是，接触材料是焊料和/或导电胶。
在第二个方面，本发明涉及一种基板适配器，其包括具有第一侧和第二侧的金属元件、施加到第一侧的接触材料和由电绝缘材料制成的外框架，该外框架覆盖金属元件的侧面的至少一些区段。
在本发明的延伸中，框架可以在结构化的金属元件的两个区段之间包括至少一个由电绝缘材料制成的分隔带。这种分隔带应主要被理解为位于栅极和发射极之间的界定间隔物，该栅极和发射极由金属元件的两个区段形成。这两个区段因此彼此电绝缘。
关于根据本发明的基板适配器，还提出的是，至少在一些区段处，框架在后面接合金属元件的第一侧和/或第二侧的边缘。这导致基板适配器的附加的加强，基板适配器被极其坚固地设计并因此可以通过拾取和放置技术运输。
具有边界面的腔体可以形成在金属元件的第一侧上，接触材料被引入该腔体中。还有可能的是，边界面中的至少一个面的高度小于接触材料的厚度，或大于接触材料的厚度，或等于接触材料的厚度。得到类似的优点，如结合根据本发明的方法已经进行的说明。
至少一个分隔带可以连接到腔体的边界面，其中边界面的高度小于接触材料的厚度。
还有可能的是，边界面与金属元件的第一侧包括至少90度的角度，以形成定位几何结构。该定位几何结构对于要应用的接触材料是有利的。此外，基板适配器的定位几何结构可用于相对于接触材料或金属元件定位半导体。
由电绝缘材料构成的框架和腔体形成一种三维模板，用于施加接触材料。金属元件可以由铜或铜合金形成。在这一点上，可以设想的是使用CuNi、CuSn、CuFe、CuNiSz、CuAg、CuW或CuMo。还有可能的是，金属元件由纯银制成。
本发明的进一步的第二方面涉及一种用于通过根据本发明的基板适配器接触半导体元件，特别是功率器件的方法。根据本发明的接触方法包括以下步骤：
-从基板分离细分的基板适配器，该基板适配器包括具有连接到其的接触材料的金属元件和由电绝缘材料制成的框架，
-将基板适配器以这样的方式定位在半导体元件上，使得接触材料和半导体元件面对彼此，
-通过施加热和/或压力将基板适配器附接到半导体元件，和
-将可选地被涂覆的金属元件的第二侧与接触元件，特别是结合线和/或结合带和/或线夹接触。
结合线和/或结合带和/或线夹可以由纯铜或铜合金制成。在这一点上，以下材料是可以设想的：CuNi、CuSn、CuFn、CuNiSz、CuAg、CuW或CuMo。还有可能的是，用纯银制作生产金属元件。
在根据本发明的用于接触半导体元件的方法的另一实施方案中，进行了另一个步骤，特别是用接触元件接触金属元件的第二侧之前，涉及去除保护箔片并暴露金属元件的第二侧。此外，根据本发明的接触方法可以包括将基板适配器烧结和/或焊接和/或粘接到半导体元件和/或到包括半导体元件的基板的方法步骤。
通过根据本发明的用于生产基板适配器的方法并且用根据本发明的基板适配器，提供了一种基板适配器，其连同接触材料可被提供给客户和/或供应到生产线。基板适配器可以提供在膜框架上。以这样的运送形式，可以以下面的过程或方法步骤直接从膜框架去除基板适配器，并放在半导体元件，特别是功率器件上。这相当于拾取和放置技术，即基板适配器使用机器人或夹紧装置或抽吸装置从膜框架分离，并可以输送到相应的半导体元件。
由于根据本发明的结构化的金属元件至少在一些区段中的封装，在栅极和发射极之间设置了一种改进的机械连接，使得这一过程可由更刚性的部件来执行。
本发明在示例性实施方案的帮助下并参考附图在下面进行详细描述。
这些附图示出：
图1a、1b在剖视图和从下面看的视图中的至少在一些区段用塑料封装的金属元件，
图2用根据本发明的基板适配器接触的半导体元件，
图3根据本发明的基板适配器的又一实施方案，和
图4根据本发明的基板适配器的又一实施方案。
附图标记列表
10电绝缘材料
13接触材料
14接触材料的结构
15金属元件
16金属元件的结构
17金属元件的第一侧
19'、19”金属元件的区段
20金属元件的第二侧
24分隔点
25铜结合线
26半导体元件
28半导体元件
30金属元件的侧面
31框架
32支撑元件
33金属元件的周缘
34金属元件的凹部
40腔体
41、41'边界面
45分隔带
50基板适配器
60基板
d金属元件的厚度
dKM接触材料的厚度
H1、H2边界面的高度
α角度
在下文中，相同的附图标记用于相同的或功能相当的部件。
图1a和1b示出了金属元件15，即铜箔片，其已经被结构化。为了实现这一目标，分隔点24被并入金属元件15的第一侧17上，其中分隔点24在整个厚度d上分隔金属元件15，使得在金属元件15的第一侧17上获得结构16。
可以提供的是，将涂层施加到金属元件15的第一侧17和金属元件15的第二侧20，其中第一涂层系统施加到第一侧17上，且第二涂层系统施加到第二侧20上。结构化的金属元件15的可选涂层因此优选地在金属元件15的结构化之后进行。金属元件15的第一侧17和第二侧20的涂层是例如通过电镀进行的。
第一涂层系统和第二涂层系统优选地是不同的金属，特别是如镍、银和/或金。
结构化的金属元件15至少在一些区段用电绝缘材料10，特别是塑料来封装。结构化的金属元件15至少在一些区段用电绝缘材料10封装，可以通过传递模塑工艺来进行，特别是膜辅助成型或热压缩成型，或者通过注塑成型工艺，特别是微成型。
当结构化的金属元件15被封装时，金属元件15的侧面至少在一些区段用电绝缘材料10覆盖，从而形成由电绝缘材料10制成的框架31。框架31包括由电绝缘材料10制成的至少一个分隔带45，其位于结构化的金属元件15的两个区段19'和19”之间。换言之，分隔带45填满分隔点24。结构化的金属元件15的区段19'和19”形式栅极和发射极。
所示的框架31在边缘33的整个范围内接合在金属元件15的第一侧17的边缘33后面。由于边缘33的总的包围，形成了框架31的完整的支撑元件32。该支撑元件32确保形成的基板适配器的附加的稳定。支撑元件32具有边界面41，其是腔体40的部分。在所示的两个腔体40中，已经应用接触材料13。
在所示的示例中的分隔带45高于金属元件的厚度d，使得分隔带45与边界面41也形成支撑元件32。在所示的横截面中的分隔带45是T形的。施加到金属元件15的第一侧17的接触材料13可以例如通过使用刮板、或者通过喷涂或喷射或分配应用到腔体40中。在刮板加工的情况下，框架31作为要应用到金属元件15的第一侧17的接触材料13的模板或隔板。接触材料13是，例如，银基或银合金基的烧结糊状物。在应用条件下的接触材料13具有结构14，其中结构14对应于金属元件15的结构16。
图1a示出了处于已经组装的状态、连接到接触材料13的封装的金属元件15。此外，结构化的金属元件15可随后连接到基板。虚线元件表示多个基板适配器可以在单一的步骤中形成，该基板适配器包括金属元件15、外框架31和接触材料13。垂直的虚线表示结构化的金属元件15沿着其设置有接触材料13的区段可以被细分，以便进一步处理，其中细分的金属元件15例如彼此间隔一定距离地固定在基板上。细分可以通过锯割和/或激光切割和/或穿孔和/或蚀刻和/或水射流切割来进行。
如图2所示，金属元件15的第二侧可以与接触元件25，即铜结合线接触。基板适配器50通过标准组装和连接工艺被例如烧结到基板60的半导体元件26。
图3示出了可能的基板适配器50的另一个实施方案。该基板适配器50包括具有两个区段19'和19”的金属元件15。金属元件15具有第一侧17和第二侧20，其中接触材料13被应用到第一侧17。还示出的是由电绝缘材料10制成的外框架31，其覆盖金属元件15的侧面30。侧面30与金属元件15的第一侧17和第二侧20是正交的或垂直的。侧面30确定金属元件15的厚度d。另外，框架31包括由电绝缘材料10制成的分隔带45。框架31接合在第一侧17的边缘33后面。在金属元件15的第一侧17上，形成具有边界面41、41'的两个腔体40，接触材料13被引入腔体40中。
分隔带45连接到边界面41'，边界面41'的高度H1小于接触材料13的厚度dKM。这适用于两个边界面41'，每个边界面41'形成分隔腔体40的部分。
边界面41的高度H2大于接触材料13的厚度dKM。因此，分隔带45的高度小于框架31的接合在金属元件15的侧面30后面的区段的高度。
边界面41、41'与金属元件15的第一侧17围成具有大于90°的值的角度α，使得用于要引入的接触材料13的定位几何结构被形成。图3示出了连接到接触材料13的半导体元件28。框架31相对于半导体元件28也可以是定位辅助。
图4示出了关于根据本发明的基板适配器50的另一实施方案的截面。金属元件15还包括两个区段19'、19”。示出的分隔带45具有H形的横截面。因此，框架31的分隔带45(不再示出)是引入金属元件15内的结构的反面(negative)。根据图4，金属元件15的结构具有凹部34。凹部34完全被框架31的电绝缘材料10或框架的分隔带45封装。框架31的高度或分别与框架相关联的分隔带45的高度等于金属元件15的厚度d。
接触材料13被应用在金属元件15的第一侧17上。在本实施方案中的接触材料13可以例如通过丝网印刷或模板印刷，或通过间接印刷，应用在金属元件15的第一侧17上。
在这点上，应该注意的是，关于图1a、1b和图2-4所示的实施方案的上述所有方法步骤和元件，特别是附图所示的细节，无论自身单独地或以任何组合，都声称是本发明必需的。

Claims (17)

1.一种用于生产基板适配器(50)的方法，所述基板适配器特别用于接触半导体元件(26)，所述方法包括以下步骤：
-使导电的金属元件(15)结构化，
-至少在一些区段用电绝缘材料(10)，特别是塑料，来封装结构化的金属元件(15)，和
-将接触材料(13)应用到所述金属元件(15)的第一侧(17)。
2.根据权利要求1所述的方法，其特征在于，
将所述结构化的金属元件(15)连接到基板，并连接到所述接触材料(13)。
3.根据权利要求2所述的方法，其特征在于，
对设置有接触材料(13)的结构化的金属元件(15)进行细分以进一步处理，使得所述基板将所细分的金属元件(15)固定成彼此间隔一定距离。
4.根据前述权利要求中的任一项所述的方法，其特征在于，
所述结构化的金属元件(15)至少在一些区段用电绝缘材料(10)的封装能够通过传递模塑，特别是膜辅助成型或热压缩成型，或者通过注塑成型，特别是微成型来实现。
5.根据前述权利要求中的任一项所述的方法，其特征在于，
在封装所述结构化的金属元件(15)时，所述金属元件(15)的侧面(30)至少在一些区段被电绝缘材料(10)覆盖，并且形成由电绝缘材料(10)制成的框架(31)。
6.根据权利要求5所述的方法，其特征在于，
在所述金属元件(15)的所述第一侧(17)上，所述框架(31)形成具有边界面(41、41')的腔体(40)，所述接触材料(13)被引入所述腔体(40)中。
7.根据权利要求6所述的方法，其特征在于，
所述边界面(41)中的至少一个边界面的高度(H1)小于所述接触材料(13)的厚度(dKM)，或所述边界面(41)中的至少一个边界面的高度(H2)大于所述接触材料(13)的厚度(dKM)，或等于所述接触材料(13)的厚度(dKM)。
8.根据权利要求5-6中任一项所述的方法，其特征在于，
所述边界面(41、41')被形成，使得所述边界面(41、41')与所述金属元件(15)的所述第一侧(17)围成至少90°的角度(α)，以形成要引入的所述接触材料(13)的定位几何结构。
9.根据权利要求6-8中任一项所述的方法，其特征在于，
所述接触材料(13)通过刮板或者喷涂或喷射或分配到所述至少一个腔体(40)中，被直接施加到所述金属元件(15)的所述第一侧(17)上。
10.一种基板适配器(50)，包括具有第一侧(17)和第二侧(20)的金属元件(15)、施加到所述第一侧(17)的接触材料(13)和由电绝缘材料(10)制成的外框架(31)，所述外框架(31)至少在一些区段覆盖所述金属元件(15)的侧面(30)。
11.根据权利要求10所述的基板适配器(50)，其特征在于，
所述框架(31)包括由电绝缘材料(10)制成的位于所述金属元件(15)的两个区段(19'、19”)之间的至少一个分隔带(45)。
12.根据权利要求10或11所述的基板适配器(50)，其特征在于，
所述框架(31)至少在一些区段接合在所述金属元件(15)的所述第一侧(17)和/或所述第二侧(20)的边缘(33)后面。
13.根据权利要求10-12中任一项所述的基板适配器(50)，其特征在于，
在所述金属元件(15)的所述第一侧(17)上，形成了具有边界面(41、41')的腔体(40)，所述接触材料(13)被引入所述腔体(40)中。
14.根据权利要求13所述的基板适配器(50)，其特征在于，
所述边界面(41)中的至少一个边界面的高度(H1)小于所述接触材料(13)的厚度(dKM)，或所述边界面(41)中的至少一个边界面的高度(H2)大于所述接触材料(13)的厚度(dKM)，或等于所述接触材料(13)的厚度(dKM)。
15.根据权利要求14所述的基板适配器(50)，其特征在于，
至少一个分隔带(45)连接到边界面(41')，其中该边界面(41')的高度(H1)小于所述接触材料(13)的厚度(dKM)。
16.根据权利要求13-15中任一项所述的基板适配器(50)，其特征在于，
所述边界面(41、41')与所述金属元件(15)的所述第一侧(17)围成至少90度的角度(α)，以形成定位几何结构。
17.一种用于通过根据权利要求10-16中任一项所述的基板适配器(50)接触半导体元件(26)特别是功率器件的方法，包括以下步骤：
-从基板分离细分的基板适配器(50)，所述细分的基板适配器(50)包括金属元件(15)和由电绝缘材料制成的框架(31)，所述金属元件(15)具有连接到其的接触材料(13)，
-将所述基板适配器(50)以使得所述接触材料(13)和所述半导体元件(26)面对彼此的方式定位在所述半导体元件(26)上，
-通过施加热和/或压力将所述基板适配器(50)附接到所述半导体元件(26)，和
-将可选地被涂覆的金属元件(15)的所述第二侧(20)与接触元件，特别是结合线(25)和/或结合带和/或线夹接触。
CN201510824966.1A 2014-11-25 2015-11-24 基板适配器生产方法、基板适配器和半导体元件接触方法 Active CN105632949B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102014117246.9 2014-11-25
DE102014117246.9A DE102014117246B4 (de) 2014-11-25 2014-11-25 Verfahren zum Herstellen eines Substratadapters, Substratadapter und Verfahren zum Kontaktieren eines Halbleiterelements

Publications (2)

Publication Number Publication Date
CN105632949A true CN105632949A (zh) 2016-06-01
CN105632949B CN105632949B (zh) 2019-04-30

Family

ID=54705003

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510824966.1A Active CN105632949B (zh) 2014-11-25 2015-11-24 基板适配器生产方法、基板适配器和半导体元件接触方法

Country Status (6)

Country Link
EP (1) EP3026703B1 (zh)
JP (1) JP6251715B2 (zh)
KR (1) KR102047899B1 (zh)
CN (1) CN105632949B (zh)
DE (1) DE102014117246B4 (zh)
HU (1) HUE047589T2 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102011115887A1 (de) * 2011-10-15 2013-04-18 Danfoss Silicon Power Gmbh Leistungshalbleiterchip mit oberseitigen Potentialflächen
DE202016101688U1 (de) 2016-03-30 2016-04-21 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitermodul mit einem Schaltungsträger
SG10201912843YA (en) 2016-05-26 2020-02-27 Amino Up Chemical Co Ltd Sleep improving agent
DE102019111437B4 (de) * 2019-05-03 2023-09-28 Heraeus Deutschland GmbH & Co. KG Verfahren zur Herstellung eines elektronischen Zwischenprodukts und Verfahren zur Herstellung eines Elektronik-Bauteils
DE102019112477B4 (de) 2019-05-13 2024-03-14 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleiterbauelement mit einer Kontakteinrichtung
DE102021116053A1 (de) 2021-06-22 2022-12-22 Danfoss Silicon Power Gmbh Elektrischer Leiter, elektronische Baugruppe mit elektrischem Leiter und Verfahren zum Herstellen einer elektronischen Baugruppe mit einem elektrischen Leiter
KR20240161145A (ko) * 2022-03-15 2024-11-12 알파 어셈블리 솔루션스 인크. 소결 준비된 다층 와이어/리본 본드 패드 및 다이 상단 부착 방법
DE102023113073A1 (de) 2023-05-17 2024-11-21 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleiterbauelement mit Kontakteinrichtung und Herstellungsverfahren hierfür

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040217474A1 (en) * 1999-01-28 2004-11-04 Ryoichi Kajiwara Semiconductor device
JP2009016380A (ja) * 2007-06-29 2009-01-22 Toshiba Corp 半導体装置及びその製造方法
US20120326287A1 (en) * 2011-06-27 2012-12-27 National Semiconductor Corporation Dc/dc convertor power module package incorporating a stacked controller and construction methodology
CN103918094A (zh) * 2011-11-07 2014-07-09 松下电器产业株式会社 布线板和使用它的发光装置及它们的制造方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4260263B2 (ja) * 1999-01-28 2009-04-30 株式会社ルネサステクノロジ 半導体装置
JP3721859B2 (ja) * 1999-06-08 2005-11-30 株式会社日立製作所 半導体パッケージ
JP4075199B2 (ja) * 1999-03-29 2008-04-16 三菱電機株式会社 パワー半導体モジュール
DE102005047566C5 (de) * 2005-10-05 2011-06-09 Semikron Elektronik Gmbh & Co. Kg Anordnung mit einem Leistungshalbleiterbauelement und mit einem Gehäuse sowie Herstellungsverfahren hierzu
US7858440B2 (en) * 2007-09-21 2010-12-28 Infineon Technologies Ag Stacked semiconductor chips
CN102324415B (zh) * 2011-09-13 2013-03-06 江苏长电科技股份有限公司 无基岛预填塑封料先刻后镀引线框结构及其生产方法
DE102014117245B4 (de) * 2014-11-25 2018-03-22 Heraeus Deutschland GmbH & Co. KG Verfahren zum Herstellen eines Halbleiterelements mit Substratadapter und damit hergestelltes Halbleiterelement mit Substratadapter und Verfahren zum Kontaktieren dieses Halbleiterelements
JP6234630B2 (ja) * 2015-02-25 2017-11-22 三菱電機株式会社 パワーモジュール

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040217474A1 (en) * 1999-01-28 2004-11-04 Ryoichi Kajiwara Semiconductor device
JP2009016380A (ja) * 2007-06-29 2009-01-22 Toshiba Corp 半導体装置及びその製造方法
US20120326287A1 (en) * 2011-06-27 2012-12-27 National Semiconductor Corporation Dc/dc convertor power module package incorporating a stacked controller and construction methodology
CN103918094A (zh) * 2011-11-07 2014-07-09 松下电器产业株式会社 布线板和使用它的发光装置及它们的制造方法

Also Published As

Publication number Publication date
JP6251715B2 (ja) 2017-12-20
JP2016105477A (ja) 2016-06-09
KR102047899B1 (ko) 2019-11-22
KR20160062709A (ko) 2016-06-02
HUE047589T2 (hu) 2020-04-28
EP3026703A1 (de) 2016-06-01
DE102014117246B4 (de) 2018-11-15
DE102014117246A1 (de) 2016-05-25
CN105632949B (zh) 2019-04-30
EP3026703B1 (de) 2019-11-20

Similar Documents

Publication Publication Date Title
CN105632949A (zh) 基板适配器生产方法、基板适配器和半导体元件接触方法
US9578754B2 (en) Metal base substrate, power module, and method for manufacturing metal base substrate
KR20190016000A (ko) 몰딩된 공기 공동 패키지 및 그 제조 방법
CN102347424A (zh) 半导体装置、引线架集合体及其制造方法
CN111668196A (zh) 半导体封装件以及相关方法
CN108321129A (zh) 功率器件的封装方法及其封装模块、引线框架
US20160111390A1 (en) Method for manufacturing electronic devices
US9337172B2 (en) Semiconductor device
KR101787687B1 (ko) 기판 어댑터를 구비하는 반도체 소자를 제조하기 위한 방법, 고체 기판 어댑터를 구비하는 반도체 소자 및 반도체 소자를 접촉시키는 방법
CN104810330A (zh) 电子器件和用于制作电子器件的方法
CN107210233B (zh) 半导体器件及其制造方法
CN105531818B (zh) 半导体装置的制造方法以及半导体装置
EP2804209A1 (en) Moulded electronics module
CN106068559A (zh) 绝缘基板及半导体装置
US9911628B2 (en) Semiconductor device leadframe
CN102804363A (zh) 半导体装置及半导体装置的制造方法
US20130285223A1 (en) Method for manufacturing electronic devices
JP2009164240A (ja) 半導体装置
CN104112733B (zh) 用于封装半导体芯片的模制材料和方法
CN114207964B (zh) 集成二极管激光冷却器
JP3617929B2 (ja) 半導体発光素子及びその製造方法
US9190350B2 (en) Semiconductor device leadframe
US20240186199A1 (en) Semiconductor power module and method for manufacturing a semiconductor power module
CN104810298A (zh) 电子器件和用于制造电子器件的方法
JP2006196667A (ja) 半導体パッケージの製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20241026

Address after: Hanau

Patentee after: Heli Electronics Co.,Ltd.

Country or region after: Germany

Address before: Hanau

Patentee before: HERAEUS DEUTSCHLAND GmbH & Co.KG

Country or region before: Germany

TR01 Transfer of patent right