CN105336596B - A kind of preparation method of high-k boundary layer - Google Patents
A kind of preparation method of high-k boundary layer Download PDFInfo
- Publication number
- CN105336596B CN105336596B CN201510624053.5A CN201510624053A CN105336596B CN 105336596 B CN105336596 B CN 105336596B CN 201510624053 A CN201510624053 A CN 201510624053A CN 105336596 B CN105336596 B CN 105336596B
- Authority
- CN
- China
- Prior art keywords
- sio
- layer
- preparation
- boundary layer
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
Landscapes
- Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Chemical & Material Sciences (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Formation Of Insulating Films (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
一种高介电常数界面层的制备方法,包括:步骤S1:提供硅基衬底,并利用H2SO4和H2O2的混合溶液对硅基衬底进行清洗;步骤S2:采用RCA清洗法对硅基衬底进行清洗;步骤S3:采用HF溶液对硅基衬底进行清洗;步骤S4:采用热氧化法生长SiO2/SiON过渡层;步骤S5:采用SC1化学溶液清洗工艺清洗SiO2/SiON过渡层;步骤S6:在经过SC1化学溶液清洗之SiO2/SiON过渡层上淀积高介电常数栅介质层。通过本发明的制备方法所获得的高介电常数界面层,可以有效降低高介电常数界面层的界面态密度,并且提高随后生长的铪基栅介质层的性质,进而改善器件的性能。
A method for preparing a high dielectric constant interface layer, comprising: step S1: providing a silicon - based substrate, and cleaning the silicon - based substrate with a mixed solution of H2SO4 and H2O2 ; step S2: using RCA Cleaning method to clean the silicon-based substrate; step S3: use HF solution to clean the silicon-based substrate; step S4: use thermal oxidation method to grow SiO 2 /SiON transition layer; step S5: use SC1 chemical solution cleaning process to clean SiO 2 /SiON transition layer; step S6: depositing a high dielectric constant gate dielectric layer on the SiO 2 /SiON transition layer cleaned by SC1 chemical solution. The high dielectric constant interface layer obtained by the preparation method of the present invention can effectively reduce the interface state density of the high dielectric constant interface layer, and improve the properties of the subsequently grown hafnium-based gate dielectric layer, thereby improving device performance.
Description
技术领域technical field
本发明涉及半导体制造技术领域,尤其涉及一种高介电常数界面层的制备方法。The invention relates to the technical field of semiconductor manufacturing, in particular to a preparation method of a high dielectric constant interface layer.
背景技术Background technique
随着大规模集成电路技术的不断发展,作为硅基集成电路核心器件的金属氧化物半导体场效应晶体管(MOSFET)的特征尺寸一直遵守着摩尔定律不断地缩小,则必须减小栅极介质层的厚度以利用减小栅极的长度保持良好的性能。但是,现有的场效应晶体管(MOS)之栅极介质层厚度越来越小,已经接近其限值。所以,为了减少栅极漏电,使用高介电常数(k)的栅极介质层,即可允许较小的物理厚度下,同样保持相同的有效厚度。With the continuous development of large-scale integrated circuit technology, the feature size of the metal oxide semiconductor field effect transistor (MOSFET), which is the core device of silicon-based integrated circuits, has been continuously shrinking in accordance with Moore's law, so the gate dielectric layer must be reduced. thickness to maintain good performance by reducing the length of the gate. However, the thickness of the gate dielectric layer of the existing field effect transistor (MOS) is getting smaller and smaller, which is already approaching its limit value. Therefore, in order to reduce gate leakage, using a gate dielectric layer with a high dielectric constant (k) allows a smaller physical thickness while maintaining the same effective thickness.
为了减小高介电常数栅介质层与硅基衬底之间的界面态密度,一般通过在两者之间加入一层几乎没有缺陷的栅介质过渡层,如SiO2/SiON,俗称高介电常数界面层。但是,由于仅通过传统热氧化法生长的高介电常数界面层不易与高介电常数的铪基栅介质材料之间形成Hf-Si-O的混合结构,使得两者之间的界面态密度过高,进而影响器件的性能。In order to reduce the interface state density between the high dielectric constant gate dielectric layer and the silicon-based substrate, generally by adding a gate dielectric transition layer with almost no defects between the two, such as SiO 2 /SiON, commonly known as high dielectric constant Electricity constant interface layer. However, since the high-permittivity interface layer grown only by traditional thermal oxidation method is not easy to form a Hf-Si-O mixed structure with the high-permittivity hafnium-based gate dielectric material, the interface state density between the two If it is too high, it will affect the performance of the device.
寻求一种可有效降低高介电常数的铪基介质材料与硅基衬底之间的界面态密度之高介电常数界面层的制备方法已成为本领域技术人员亟待解决的技术问题之一。It has become one of the technical problems to be solved urgently by those skilled in the art to seek a preparation method of a high-permittivity interface layer that can effectively reduce the interface state density between the high-permittivity hafnium-based dielectric material and the silicon-based substrate.
故针对现有技术存在的问题,本案设计人凭借从事此行业多年的经验,积极研究改良,于是有了本发明一种高介电常数界面层的制备方法。Therefore, aiming at the problems existing in the prior art, the designer of this case relied on years of experience in this industry to actively research and improve, so there is a preparation method of a high dielectric constant interface layer of the present invention.
发明内容Contents of the invention
本发明是针对现有技术中,仅通过传统热氧化法生长的高介电常数界面层不易与高介电常数的铪基栅介质材料之间形成Hf-Si-O的混合结构,使得两者之间的界面态密度过高,进而影响器件的性能等缺陷提供一种高介电常数界面层的制备方法。The present invention aims at the fact that in the prior art, it is difficult to form a Hf-Si-O mixed structure between the high-permittivity interface layer grown only by the traditional thermal oxidation method and the high-permittivity hafnium-based gate dielectric material, so that the two A high dielectric constant interface layer is provided for defects such as the interface state density is too high, thereby affecting the performance of the device.
为实现本发明之目的,本发明提供一种高介电常数界面层的制备方法,所述高介电常数界面层的制备方法,包括:In order to realize the purpose of the present invention, the present invention provides a kind of preparation method of high dielectric constant interface layer, the preparation method of described high dielectric constant interface layer, comprises:
执行步骤S1:提供硅基衬底,并利用H2SO4和H2O2的混合溶液对所述硅基衬底进行清洗;Executing step S1: providing a silicon-based substrate, and cleaning the silicon-based substrate with a mixed solution of H 2 SO 4 and H 2 O 2 ;
执行步骤S2:采用RCA清洗法对所述硅基衬底进行清洗;Executing step S2: cleaning the silicon-based substrate by RCA cleaning method;
执行步骤S3:采用HF溶液对所述硅基衬底进行清洗;Executing step S3: cleaning the silicon-based substrate with HF solution;
执行步骤S4:采用热氧化法生长SiO2/SiON过渡层;Executing step S4: growing a SiO 2 /SiON transition layer by a thermal oxidation method;
执行步骤S5:采用SC1(NH4OH/H2O2/H2O)化学溶液清洗工艺清洗所述SiO2/SiON过渡层;Executing step S5: using SC1 (NH 4 OH/H 2 O 2 /H 2 O) chemical solution cleaning process to clean the SiO2/SiON transition layer;
执行步骤S6:在经过SC1化学溶液清洗之SiO2/SiON过渡层上淀积高介电常数栅介质层。Executing step S6: depositing a high dielectric constant gate dielectric layer on the SiO 2 /SiON transition layer cleaned by the SC1 chemical solution.
可选地,在执行步骤S4后所获得的SiO2/SiON过渡层之厚度为0~10埃。Optionally, the thickness of the SiO 2 /SiON transition layer obtained after performing step S4 is 0-10 angstroms.
可选地,在执行步骤S5后所述SiO2/SiON过渡层具有羟基(-OH)。Optionally, the SiO 2 /SiON transition layer has a hydroxyl group (—OH) after step S5 is performed.
可选地,所述具有羟基(-OH)之SiO2/SiON过渡层的厚度为0~8埃。Optionally, the SiO 2 /SiON transition layer having a hydroxyl group (-OH) has a thickness of 0-8 angstroms.
可选地,所述热氧化法生长SiO2/SiON过渡层,进一步包括热氮化、等离子体氮化附属掺杂工艺。Optionally, the thermal oxidation method to grow the SiO 2 /SiON transition layer further includes thermal nitridation and plasma nitridation auxiliary doping process.
可选地,采用SC1(NH4OH/H2O2/H2O)化学溶液清洗工艺清洗所述SiO2/SiON过渡层,进一步包括具有掺杂性质的清洗方法。Optionally, the SiO 2 /SiON transition layer is cleaned using an SC1 (NH 4 OH/H 2 O 2 /H 2 O) chemical solution cleaning process, which further includes a cleaning method with a doping property.
可选地,所述掺杂性质的清洗方法为Siconi循环清洗法和化学氧化方式使界面层掺杂氟(F)元素。Optionally, the cleaning method of the doping property is a Siconi cycle cleaning method and a chemical oxidation method to dope the interface layer with fluorine (F) element.
可选地,所述高介电常数栅介质层为铪基栅介质层。Optionally, the high dielectric constant gate dielectric layer is a hafnium-based gate dielectric layer.
综上所述,通过本发明高介电常数界面层的制备方法所获得的高介电常数界面层,可以有效降低高介电常数界面层的界面态密度,并且提高随后生长的铪基栅介质层的性质,进而改善器件的性能。In summary, the high-permittivity interface layer obtained by the method for preparing the high-permittivity interface layer of the present invention can effectively reduce the interface state density of the high-permittivity interface layer, and increase the density of the subsequently grown hafnium-based gate dielectric. The properties of the layer, thereby improving the performance of the device.
附图说明Description of drawings
图1所示为本发明高介电常数界面层的制备方法的流程图;Fig. 1 shows the flow chart of the preparation method of high dielectric constant interfacial layer of the present invention;
图2所示为通过本发明高介电常数界面层的制备方法所获得的高介电常数界面层与传统高介电常数界面层之界面态密度的比较图。FIG. 2 is a comparison diagram of the interface state density of the high dielectric constant interface layer obtained by the preparation method of the high dielectric constant interface layer of the present invention and the traditional high dielectric constant interface layer.
具体实施方式Detailed ways
为详细说明本发明创造的技术内容、构造特征、所达成目的及功效,下面将结合实施例并配合附图予以详细说明。In order to illustrate the technical content, structural features, achieved goals and effects of the present invention in detail, the following will be described in detail in conjunction with the embodiments and accompanying drawings.
在本发明中,为了减小高介电常数栅介质层与硅基衬底之间的界面态密度,优选地,在所述高介电常数栅介质层与所述硅基衬底之间设置高介电常数界面层。非限制性地,所述高介电常数栅介质层为铪基栅介质层。所述高介电常数界面层为SiO2/SiON过渡层,且所述SiO2/SiON过渡层具有羟基(-OH)。In the present invention, in order to reduce the interface state density between the high dielectric constant gate dielectric layer and the silicon-based substrate, preferably, a High dielectric constant interfacial layer. Without limitation, the high dielectric constant gate dielectric layer is a hafnium-based gate dielectric layer. The high dielectric constant interface layer is a SiO 2 /SiON transition layer, and the SiO 2 /SiON transition layer has a hydroxyl group (—OH).
请参阅图1,图1所示为本发明高介电常数界面层的制备方法之流程图。所述高介电常数界面层的制备方法,包括:Please refer to FIG. 1 . FIG. 1 is a flowchart of a method for preparing a high dielectric constant interface layer of the present invention. The preparation method of the high dielectric constant interface layer includes:
执行步骤S1:提供硅基衬底,并利用H2SO4和H2O2的混合溶液对所述硅基衬底进行清洗;Executing step S1: providing a silicon-based substrate, and cleaning the silicon-based substrate with a mixed solution of H 2 SO 4 and H 2 O 2 ;
执行步骤S2:采用RCA清洗法对所述硅基衬底进行清洗;Executing step S2: cleaning the silicon-based substrate by RCA cleaning method;
执行步骤S3:采用HF溶液对所述硅基衬底进行清洗;Executing step S3: cleaning the silicon-based substrate with HF solution;
执行步骤S4:采用热氧化法生长SiO2/SiON过渡层;Executing step S4: growing a SiO 2 /SiON transition layer by a thermal oxidation method;
执行步骤S5:采用SC1(NH4OH/H2O2/H2O)化学溶液清洗工艺清洗所述SiO2/SiON过渡层;Executing step S5: cleaning the SiO 2 /SiON transition layer by SC1 (NH 4 OH/H 2 O 2 /H 2 O) chemical solution cleaning process;
执行步骤S6:在经过SC1化学溶液清洗之SiO2/SiON过渡层上淀积高介电常数栅介质层。Executing step S6: depositing a high dielectric constant gate dielectric layer on the SiO 2 /SiON transition layer cleaned by the SC1 chemical solution.
为了更直观的揭露本发明之技术方案,凸显本发明之有益效果,现结合具体实施方式对本发明之方法和原理进行阐述。在具体实施方式中,所述高介电常数界面层的厚度、工艺方法仅为列举,不应视为对本发明技术方案的限制。所述高介电常数界面层的制备方法,包括:In order to more intuitively disclose the technical solutions of the present invention and highlight the beneficial effects of the present invention, the methods and principles of the present invention will now be described in conjunction with specific embodiments. In the specific implementation manner, the thickness and process method of the high dielectric constant interface layer are just examples, and should not be regarded as limitations on the technical solution of the present invention. The preparation method of the high dielectric constant interface layer includes:
执行步骤S1:提供硅基衬底,并利用H2SO4和H2O2的混合溶液对所述硅基衬底进行清洗,以去除硅基衬底表面之有机物;Executing step S1: providing a silicon-based substrate, and cleaning the silicon-based substrate with a mixed solution of H 2 SO 4 and H 2 O 2 to remove organic matter on the surface of the silicon-based substrate;
执行步骤S2:采用RCA清洗法对所述硅基衬底进行清洗;其中,RCA清洗法可为传统的湿式化学清洗法,在此不予赘述。Executing step S2: cleaning the silicon-based substrate by using an RCA cleaning method; wherein, the RCA cleaning method can be a traditional wet chemical cleaning method, which will not be repeated here.
执行步骤S3:采用HF溶液对所述硅基衬底进行清洗,以有效去除硅基衬底表面的原生氧化层,从而降低界面层的厚度;Executing step S3: cleaning the silicon-based substrate with HF solution to effectively remove the native oxide layer on the surface of the silicon-based substrate, thereby reducing the thickness of the interface layer;
执行步骤S4:采用热氧化法生长SiO2/SiON过渡层;Executing step S4: growing a SiO 2 /SiON transition layer by a thermal oxidation method;
执行步骤S5:采用SC1(NH4OH/H2O2/H2O)化学溶液清洗工艺清洗所述SiO2/SiON过渡层,以使得所述SiO2/SiON过渡层具有羟基(-OH);Executing step S5: using SC1 (NH 4 OH/H 2 O 2 /H 2 O) chemical solution cleaning process to clean the SiO 2 /SiON transition layer, so that the SiO 2 /SiON transition layer has hydroxyl (-OH) ;
执行步骤S6:在经过SC1化学溶液清洗之SiO2/SiON过渡层上淀积高介电常数栅介质层。例如,所述高介电常数介质层为铪基栅介质层。Executing step S6: depositing a high dielectric constant gate dielectric layer on the SiO 2 /SiON transition layer cleaned by the SC1 chemical solution. For example, the high dielectric constant dielectric layer is a hafnium-based gate dielectric layer.
更具体地,例如在所述步骤S4中,所述热氧化法生长SiO2/SiON过渡层,进一步包括热氮化、等离子体氮化附属掺杂工艺。所述SiO2/SiON过渡层的厚度为0~10埃。在所述步骤S5中,采用SC1(NH4OH/H2O2/H2O)化学溶液清洗工艺清洗所述SiO2/SiON过渡层,以使得所述SiO2/SiON过渡层具有羟基(-OH),所述具有羟基(-OH)之SiO2/SiON过渡层的厚度为0~8埃。在步骤S5中,采用SC1(NH4OH/H2O2/H2O)化学溶液清洗工艺清洗所述SiO2/SiON过渡层,进一步包括具有掺杂性质的清洗方法及其他化学清洗工艺,例如现有的Siconi循环清洗法和化学氧化方式使界面层掺杂氟(F)元素,以改善器件的NBTI效应。More specifically, for example, in the step S4, the thermal oxidation method grows the SiO 2 /SiON transition layer, further including thermal nitridation and plasma nitridation auxiliary doping process. The thickness of the SiO 2 /SiON transition layer is 0-10 angstroms. In the step S5, the SiO 2 /SiON transition layer is cleaned using an SC1 (NH 4 OH/H 2 O 2 /H 2 O) chemical solution cleaning process, so that the SiO 2 /SiON transition layer has hydroxyl ( -OH), the thickness of the SiO 2 /SiON transition layer with hydroxyl group (-OH) is 0-8 angstroms. In step S5, the SiO 2 /SiON transition layer is cleaned by SC1 (NH 4 OH/H 2 O 2 /H 2 O) chemical solution cleaning process, further including a cleaning method with doping properties and other chemical cleaning processes, For example, the existing Siconi cycle cleaning method and chemical oxidation method make the interface layer doped with fluorine (F) elements to improve the NBTI effect of the device.
请参阅图2,并结合参阅图1,图2所示为通过本发明高介电常数界面层的制备方法所获得的高介电常数界面层与传统高介电常数界面层之界面态密度的比较图。作为本领域技术人员,容易理解地,在通过步骤S4,即采用热氧化法生长SiO2/SiON过渡层后,执行步骤S5,采用SC1(NH4OH/H2O2/H2O)化学溶液清洗工艺清洗所述SiO2/SiON过渡层,以使得所述SiO2/SiON过渡层具有羟基(-OH),所述SiO2/SiON过渡层之羟基(-OH)易于与作为高介电常数之铪基栅介质层形成Hf-Si-O的混合结构,从而改善两者之间的界面状态,明显地降低界面态密度,并提高随后生长的铪基栅介质层薄膜的性质,改善器件性能。Please refer to Fig. 2, and refer to Fig. 1 in conjunction with, Fig. 2 shows the interface state density difference between the interface state density of the high dielectric constant interface layer obtained by the preparation method of the high dielectric constant interface layer of the present invention and the traditional high dielectric constant interface layer Compare chart. As a person skilled in the art, it is easy to understand that after step S4, that is, the SiO 2 /SiON transition layer is grown by thermal oxidation, step S5 is performed, and SC1 (NH 4 OH/H 2 O 2 /H 2 O) chemical The solution cleaning process cleans the SiO 2 /SiON transition layer, so that the SiO 2 /SiON transition layer has a hydroxyl group (-OH), and the hydroxyl group (-OH) of the SiO 2 /SiON transition layer is easy to be used as a high dielectric The constant hafnium-based gate dielectric layer forms a mixed structure of Hf-Si-O, thereby improving the interface state between the two, significantly reducing the interface state density, and improving the properties of the subsequently grown hafnium-based gate dielectric layer film, improving the device performance.
显然地,通过本发明高介电常数界面层的制备方法所获得的高介电常数界面层,可以有效降低高介电常数界面层的界面态密度,并且提高随后生长的铪基栅介质层的性质,进而改善器件的性能。Obviously, the high dielectric constant interface layer obtained by the preparation method of the high dielectric constant interface layer of the present invention can effectively reduce the interface state density of the high dielectric constant interface layer, and improve the density of the subsequently grown hafnium-based gate dielectric layer. properties, thereby improving the performance of the device.
综上所述,通过本发明高介电常数界面层的制备方法所获得的高介电常数界面层,可以有效降低高介电常数界面层的界面态密度,并且提高随后生长的铪基栅介质层的性质,进而改善器件的性能。In summary, the high-permittivity interface layer obtained by the method for preparing the high-permittivity interface layer of the present invention can effectively reduce the interface state density of the high-permittivity interface layer, and increase the density of the subsequently grown hafnium-based gate dielectric. The properties of the layer, thereby improving the performance of the device.
本领域技术人员均应了解,在不脱离本发明的精神或范围的情况下,可以对本发明进行各种修改和变型。因而,如果任何修改或变型落入所附权利要求书及等同物的保护范围内时,认为本发明涵盖这些修改和变型。Those skilled in the art will appreciate that various modifications and variations can be made in the present invention without departing from the spirit or scope of the invention. Therefore, if any modification or variation falls within the scope of protection of the appended claims and their equivalents, the present invention is deemed to cover such modification and variation.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510624053.5A CN105336596B (en) | 2015-09-27 | 2015-09-27 | A kind of preparation method of high-k boundary layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510624053.5A CN105336596B (en) | 2015-09-27 | 2015-09-27 | A kind of preparation method of high-k boundary layer |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105336596A CN105336596A (en) | 2016-02-17 |
CN105336596B true CN105336596B (en) | 2018-06-26 |
Family
ID=55287042
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510624053.5A Active CN105336596B (en) | 2015-09-27 | 2015-09-27 | A kind of preparation method of high-k boundary layer |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105336596B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106328496B (en) * | 2016-10-27 | 2019-08-23 | 上海华力微电子有限公司 | A kind of preparation method of high K boundary layer |
CN106653589A (en) * | 2016-12-16 | 2017-05-10 | 上海华力微电子有限公司 | High-pressure and low-thermal budget high-K post-annealing process |
CN109003879B (en) * | 2017-06-06 | 2021-03-19 | 中芯国际集成电路制造(上海)有限公司 | Formation method of gate dielectric layer |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102044442A (en) * | 2009-10-14 | 2011-05-04 | 中国科学院微电子研究所 | A Method for Improving the Interface Characteristics of High Permittivity Gate Dielectric |
CN102592974A (en) * | 2012-03-20 | 2012-07-18 | 中国科学院上海微系统与信息技术研究所 | Preparation method for high-K medium film |
CN103199013A (en) * | 2013-03-14 | 2013-07-10 | 上海华力微电子有限公司 | Improving method for PMOS gate-oxide negative bias temperature instability |
CN103295891A (en) * | 2012-03-02 | 2013-09-11 | 中芯国际集成电路制造(上海)有限公司 | Manufacturing method for gate dielectric layer and manufacturing method for transistor |
CN104425231A (en) * | 2013-09-10 | 2015-03-18 | 中芯国际集成电路制造(上海)有限公司 | Preparation method of semiconductor device |
-
2015
- 2015-09-27 CN CN201510624053.5A patent/CN105336596B/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102044442A (en) * | 2009-10-14 | 2011-05-04 | 中国科学院微电子研究所 | A Method for Improving the Interface Characteristics of High Permittivity Gate Dielectric |
CN103295891A (en) * | 2012-03-02 | 2013-09-11 | 中芯国际集成电路制造(上海)有限公司 | Manufacturing method for gate dielectric layer and manufacturing method for transistor |
CN102592974A (en) * | 2012-03-20 | 2012-07-18 | 中国科学院上海微系统与信息技术研究所 | Preparation method for high-K medium film |
CN103199013A (en) * | 2013-03-14 | 2013-07-10 | 上海华力微电子有限公司 | Improving method for PMOS gate-oxide negative bias temperature instability |
CN104425231A (en) * | 2013-09-10 | 2015-03-18 | 中芯国际集成电路制造(上海)有限公司 | Preparation method of semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
CN105336596A (en) | 2016-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102332395B (en) | A method for selectively depositing gate oxide and gate electrode | |
CN105244269B (en) | A kind of semiconductor devices and its manufacturing method | |
CN102592974B (en) | Preparation method for high-K medium film | |
CN105336596B (en) | A kind of preparation method of high-k boundary layer | |
CN102915917A (en) | Preparation method of complementary metal oxide semiconductor field effect transistor | |
CN102184954A (en) | Ge channel device and forming method thereof | |
CN102237269B (en) | Etching method of Mo-based metal gate laminated structure with aluminum nitride as barrier layer | |
CN102931084B (en) | Method for manufacturing semiconductor device | |
CN105047613A (en) | Metal gate forming method | |
CN105529257A (en) | Method for optimizing stacked gate medium and germanium interface | |
CN103219381B (en) | Ge base tri-gate devices and manufacture method | |
CN106971977B (en) | Semiconductor device and method of manufacturing the same | |
CN105304568B (en) | A method of reducing the fluctuation of high-K metal gate device threshold voltage | |
CN106328496B (en) | A kind of preparation method of high K boundary layer | |
CN108962816A (en) | Semiconductor device and its manufacturing method | |
CN105304691B (en) | The method for being used to prepare the boundary layer of high-K dielectric layer | |
CN103187254B (en) | A kind of manufacture method of dual poly gate | |
CN102492932B (en) | In-Situ Surface Passivation Method in GaAs-Based MOS Device Fabrication by ALD | |
CN104347507B (en) | The forming method of semiconductor devices | |
CN102064103A (en) | High-k gate dielectric layer manufacture method | |
CN103871860B (en) | Double layer gate dielectric Rotating fields and preparation method thereof | |
CN105047553A (en) | Surface treatment method for depositing high-dielectric value gate medium layer | |
CN102655112B (en) | Method for realizing isolation among active regions of germanium-based MOS (Metal Oxide Semiconductor) device | |
CN100442445C (en) | Method for manufacturing grid and etching conductive layer | |
CN205177850U (en) | Germanium base MOS device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20250418 Address after: No.6 liangteng Road, Pudong New Area, Shanghai, 201314 Patentee after: SHANGHAI HUALI INTEGRATED CIRCUIT MANUFACTURING Co.,Ltd. Country or region after: China Address before: 201203 Gauss Road, Zhangjiang Development Zone, Pudong New Area, Shanghai 568 Patentee before: Shanghai Huali Microelectronics Co.,Ltd. Country or region before: China |