CN105334579B - A kind of silicon-based grating coupler and preparation method thereof - Google Patents
A kind of silicon-based grating coupler and preparation method thereof Download PDFInfo
- Publication number
- CN105334579B CN105334579B CN201510718141.1A CN201510718141A CN105334579B CN 105334579 B CN105334579 B CN 105334579B CN 201510718141 A CN201510718141 A CN 201510718141A CN 105334579 B CN105334579 B CN 105334579B
- Authority
- CN
- China
- Prior art keywords
- silicon
- chip
- coupling
- optical waveguide
- grating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 88
- 239000010703 silicon Substances 0.000 title claims abstract description 88
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 87
- 238000002360 preparation method Methods 0.000 title description 9
- 238000010168 coupling process Methods 0.000 claims abstract description 44
- 238000005859 coupling reaction Methods 0.000 claims abstract description 43
- 230000008878 coupling Effects 0.000 claims abstract description 42
- 230000003287 optical effect Effects 0.000 claims abstract description 39
- 239000012212 insulator Substances 0.000 claims abstract description 33
- 239000013307 optical fiber Substances 0.000 claims abstract description 20
- 238000000034 method Methods 0.000 claims abstract description 15
- 239000000758 substrate Substances 0.000 claims abstract description 14
- 238000004519 manufacturing process Methods 0.000 claims abstract description 11
- 229920002120 photoresistant polymer Polymers 0.000 claims description 12
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 10
- 229910000040 hydrogen fluoride Inorganic materials 0.000 claims description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 4
- 239000008367 deionised water Substances 0.000 claims description 3
- 229910021641 deionized water Inorganic materials 0.000 claims description 3
- 238000001312 dry etching Methods 0.000 claims description 3
- 239000003292 glue Substances 0.000 claims description 3
- 238000005260 corrosion Methods 0.000 claims 2
- 230000007797 corrosion Effects 0.000 claims 2
- 239000000835 fiber Substances 0.000 claims 1
- 238000001459 lithography Methods 0.000 claims 1
- 238000001259 photo etching Methods 0.000 claims 1
- 238000004528 spin coating Methods 0.000 claims 1
- 238000005516 engineering process Methods 0.000 abstract description 5
- 230000010354 integration Effects 0.000 abstract description 5
- 238000004806 packaging method and process Methods 0.000 abstract description 2
- 238000001179 sorption measurement Methods 0.000 abstract description 2
- 238000001514 detection method Methods 0.000 abstract 1
- 238000005530 etching Methods 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 4
- 238000011161 development Methods 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 238000000276 deep-ultraviolet lithography Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 238000000609 electron-beam lithography Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000009466 transformation Effects 0.000 description 2
- 239000012808 vapor phase Substances 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 239000012071 phase Substances 0.000 description 1
- 238000010587 phase diagram Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000002310 reflectometry Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
- G02B6/24—Coupling light guides
- G02B6/26—Optical coupling means
- G02B6/262—Optical details of coupling light into, or out of, or between fibre ends, e.g. special fibre end shapes or associated optical elements
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Optical Integrated Circuits (AREA)
- Optical Couplings Of Light Guides (AREA)
Abstract
本发明公开了一种硅基光栅耦合器及其制作方法,所述耦合器在光纤与芯片进行耦合时可以直接与芯片垂直耦合,而不必使光纤与芯片垂直方向呈一定角度的偏角。其制作方法是:采用了微机电系统技术,将制作有耦合光栅的顶硅层光波导下方的掩埋绝缘体进行腐蚀掏空,使硅光波导倾斜并通过静电吸附力贴合固定到硅衬底上,从而通过在倾斜的硅光波导上制作耦合光栅,实现硅光波导与垂直光纤的耦合。采用这种结构的光栅耦合器与外部光纤进行耦合,不仅降低了二阶反射,提高了耦合效率,而且由于其制作方法简单和垂直耦合的特性更加便于芯片的检测与封装,便于大规模集成。
The invention discloses a silicon-based grating coupler and a manufacturing method thereof. The coupler can directly couple with the chip vertically when the optical fiber is coupled with the chip, without making the vertical direction of the optical fiber and the chip form a certain deflection angle. The fabrication method is: using MEMS technology, corroding and hollowing out the buried insulator below the top silicon layer optical waveguide with the coupling grating, tilting the silicon optical waveguide and attaching it to the silicon substrate by electrostatic adsorption , so that the coupling between the silicon optical waveguide and the vertical optical fiber is realized by fabricating a coupling grating on the inclined silicon optical waveguide. The grating coupler with this structure is coupled with the external optical fiber, which not only reduces the second-order reflection and improves the coupling efficiency, but also facilitates chip detection and packaging due to its simple manufacturing method and vertical coupling characteristics, and facilitates large-scale integration.
Description
技术领域technical field
本发明涉及光耦合技术以及光电集成领域,特别涉及一种硅基光栅耦合器及其制作方法。The invention relates to the field of optical coupling technology and photoelectric integration, in particular to a silicon-based grating coupler and a manufacturing method thereof.
背景技术Background technique
随着通信技术的迅速发展,云计算和大数据时代的到来对带宽的要求越来越大,人们越来越重视数据中心及高性能计算应用的带宽和密度。而传统的电互连由于其物理特性限制,在带宽拓展、传输延迟、损耗控制、信噪提升等方面亟待根本性突破。要达到处理速度快、数据量存储大以及功耗低这些要求,急需光电芯片来打破微电子产业摩尔定律的限制。With the rapid development of communication technology and the advent of cloud computing and big data era, the bandwidth requirements are increasing. People pay more and more attention to the bandwidth and density of data centers and high-performance computing applications. Due to the limitation of physical characteristics, the traditional electrical interconnection urgently needs fundamental breakthroughs in terms of bandwidth expansion, transmission delay, loss control, and signal-to-noise improvement. To meet the requirements of fast processing speed, large data storage and low power consumption, optoelectronic chips are urgently needed to break the limitations of Moore's Law in the microelectronics industry.
硅基光子器件采用光传输信号,相比于电子,光子传输速度远大于电子运动速度,而且光传递信号的机理是波阻抗变换,这种变换消耗的能量很低,在传输时信号不易发生畸变,在大带宽条件下可以获得更大的传输容量。而且硅基光子器件还具有与互补金属氧化物半导体工艺兼容、尺寸小、通讯波段透明、抗辐射等优点。正是由于具备大带宽、低延迟、低能耗、低串扰等优势,基于硅光子集成的光通信、光互连和光传感等新兴信息技术展现出构建新型信息硬件的发展趋势,正成为新一代信息系统和网络的重要基础。Silicon-based photonic devices use light to transmit signals. Compared with electrons, photon transmission speed is much faster than electron movement speed, and the mechanism of light transmission signal is wave impedance transformation. This transformation consumes very low energy, and the signal is not easy to be distorted during transmission. , a larger transmission capacity can be obtained under the condition of large bandwidth. Moreover, silicon-based photonic devices also have the advantages of being compatible with complementary metal oxide semiconductor processes, small in size, transparent in communication bands, and resistant to radiation. It is precisely because of the advantages of large bandwidth, low delay, low energy consumption, and low crosstalk that emerging information technologies such as optical communication, optical interconnection, and optical sensing based on silicon photonics integration show the development trend of building new information hardware and are becoming a new generation of information technology. An important foundation of information systems and networks.
对于硅基光子集成芯片而言,不容忽视的一个关键问题是光信号的输入与输出。尤其是硅作为间接带隙材料,目前发光效率还未能达到实用要求。为克服上述缺陷,现有技术中是从光子芯片外部引入独立光源或采用片上混合集成的光增益材料。因此,光子集成芯片在片内和片外都需要高效率、大带宽、易集成的光耦合结构。常用的耦合方式是在硅波导上制作光栅结构,通过光栅衍射效应实现与芯片垂直方向附近摆放的光纤进行有效耦合。For silicon-based photonic integrated chips, a key issue that cannot be ignored is the input and output of optical signals. Especially silicon is used as an indirect bandgap material, and the luminous efficiency has not yet reached the practical requirements. In order to overcome the above defects, in the prior art, an independent light source is introduced from the outside of the photonic chip or an on-chip hybrid integrated optical gain material is used. Therefore, photonic integrated chips need high-efficiency, large-bandwidth, and easy-to-integrate optical coupling structures both on-chip and off-chip. The commonly used coupling method is to make a grating structure on the silicon waveguide, and realize effective coupling with the optical fiber placed near the vertical direction of the chip through the grating diffraction effect.
为了降低二阶反射,提高耦合效率,光栅耦合器的衍射方向需要尽量避免与芯片完全垂直,通常呈10°左右的偏角。这使得封装上具有一定的难度,对系统性能造成一定的影响。In order to reduce the second-order reflection and improve the coupling efficiency, the diffraction direction of the grating coupler needs to avoid being completely perpendicular to the chip as far as possible, usually at an off angle of about 10°. This makes packaging difficult and has a certain impact on system performance.
因此,设计一种便于封装的、可进行高效光耦合的硅基光栅耦合器是非常必要和重要的。Therefore, it is very necessary and important to design a silicon-based grating coupler that is easy to package and can perform high-efficiency optical coupling.
发明内容Contents of the invention
本发明的一个目的在于克服现有技术的缺点与不足,提供一种硅基光栅耦合器,该耦合器在光纤与芯片进行耦合时可以直接与芯片垂直耦合,降低了二阶反射,提高了耦合效率,且具有较大的工作波长带宽。An object of the present invention is to overcome the shortcomings and deficiencies of the prior art, and provide a silicon-based grating coupler, which can directly couple with the chip vertically when the optical fiber is coupled with the chip, which reduces the second-order reflection and improves the coupling. efficiency, and has a large operating wavelength bandwidth.
本发明的另一个目的是提供上述硅基光栅耦合器的制作方法,该制作方法简单,制作的硅基光栅耦合器便于大规模集成。Another object of the present invention is to provide a manufacturing method of the above-mentioned silicon-based grating coupler, the manufacturing method is simple, and the manufactured silicon-based grating coupler is convenient for large-scale integration.
本发明的目的通过以下的技术方案实现:一种硅基光栅耦合器,包括一绝缘体上硅芯片和光纤,所述光纤垂直放置在绝缘体上硅芯片的上方;所述绝缘体上硅芯片由顶硅层、掩埋绝缘体层、硅衬底组成,所述顶硅层表面制作有一段硅光波导,所述硅光波导包括依次相连的第一贴合段、倾斜段和第二贴合段,第一贴合段贴合固定在掩埋绝缘体层之上,从第一贴合段和倾斜段相交位置开始,顶硅层下方的掩埋绝缘体层被腐蚀掏空,于是第二贴合段贴合固定在硅衬底上,所述倾斜段上制作有耦合光栅,所述光纤放置在耦合光栅的上方。The object of the present invention is achieved through the following technical solutions: a silicon-based grating coupler, comprising a silicon-on-insulator chip and an optical fiber, the optical fiber is placed vertically above the silicon-on-insulator chip; the silicon-on-insulator chip is made of top silicon Layer, a buried insulator layer, and a silicon substrate. A section of silicon optical waveguide is fabricated on the surface of the top silicon layer. The silicon optical waveguide includes a first bonding section, an inclined section, and a second bonding section connected in sequence. The first The bonding segment is bonded and fixed on the buried insulator layer. Starting from the intersection of the first bonding segment and the inclined segment, the buried insulator layer under the top silicon layer is corroded and hollowed out, so the second bonding segment is bonded and fixed on the silicon On the substrate, a coupling grating is fabricated on the inclined section, and the optical fiber is placed above the coupling grating.
优选的,所述绝缘体上硅芯片的顶硅层厚度在500nm以下,掩埋绝缘体层厚度在1-5μm之间。Preferably, the thickness of the top silicon layer of the silicon-on-insulator chip is less than 500 nm, and the thickness of the buried insulator layer is between 1-5 μm.
更进一步的,所述硅光波导刻蚀深度为70-500nm,耦合光栅的刻蚀深度为 70-500nm。Further, the etching depth of the silicon optical waveguide is 70-500nm, and the etching depth of the coupling grating is 70-500nm.
优选的,所述倾斜段与水平方向的夹角在4°-15°之间。Preferably, the included angle between the inclined section and the horizontal direction is between 4°-15°.
上述硅基光栅耦合器的制作方法,包括步骤:The manufacturing method of the above-mentioned silicon-based grating coupler comprises the steps of:
(1)在硅衬底上依次制作掩埋绝缘体层和顶硅层,形成绝缘体上硅芯片;(1) Fabricate a buried insulator layer and a top silicon layer sequentially on a silicon substrate to form a silicon-on-insulator chip;
(2)采用传统电子束光刻或深紫外光刻方法形成硅光波导以及耦合光栅的图形,之后通过干法刻蚀的方法,在顶硅层上制作出硅光波导以及耦合光栅;(2) Using traditional electron beam lithography or deep ultraviolet lithography to form silicon optical waveguides and coupling grating patterns, and then dry-etching methods to fabricate silicon optical waveguides and coupling gratings on the top silicon layer;
(3)在步骤(2)所得芯片上旋涂一层光刻胶,并进行前烘;通过曝光和显影的传统光刻方法,仅将耦合光栅附近区域处的光刻胶去除掉;(3) Spin-coat a layer of photoresist on the chip obtained in step (2), and carry out pre-baking; by the traditional photolithography method of exposure and development, only the photoresist at the vicinity of the coupling grating is removed;
(4)将通过步骤(3)处理的芯片,置于氢氟酸溶液或者氟化氢气相腐蚀设备之中,将制作有耦合光栅的顶硅层下方的掩埋绝缘体进行腐蚀掏空;(4) placing the chip processed in step (3) in hydrofluoric acid solution or hydrogen fluoride vapor phase etching equipment, and corroding and hollowing out the buried insulator below the top silicon layer with the coupling grating;
(5)通过丙酮或其他去胶液去除当前芯片上的的光刻胶,并用去离子水冲洗芯片,而后烘干,使硅光波导一端倾斜并贴合固定到硅衬底上;(5) Remove the photoresist on the current chip with acetone or other glue remover, rinse the chip with deionized water, and then dry it so that one end of the silicon optical waveguide is inclined and fixed to the silicon substrate;
(6)将一光纤垂直放置在绝缘体上硅芯片的上方,光纤在耦合光栅的上方。(6) An optical fiber is placed vertically above the silicon-on-insulator chip, and the optical fiber is above the coupling grating.
本发明与现有技术相比,具有如下优点和有益效果:Compared with the prior art, the present invention has the following advantages and beneficial effects:
本发明可以在保持较高的耦合效率、较低反射率和较大的工作波长带宽的要求下,实现硅光波导与垂直方向摆放的光纤的耦合,可以降低测试过程的对准难度,同时由于其垂直耦合结构设计更加便于集成,可提高集成度。The present invention can realize the coupling between the silicon optical waveguide and the optical fiber placed in the vertical direction under the requirements of maintaining high coupling efficiency, low reflectivity and large working wavelength bandwidth, which can reduce the alignment difficulty in the testing process, and at the same time Because of its vertical coupling structure design, it is easier to integrate and can improve the integration degree.
附图说明Description of drawings
图1是本发明绝缘体上硅芯片结构示意图。Fig. 1 is a schematic diagram of the structure of a silicon-on-insulator chip of the present invention.
图2是本发明硅基光栅耦合器的结构示意图。Fig. 2 is a schematic structural diagram of the silicon-based grating coupler of the present invention.
图3(a)是本发明制备方法步骤2所得中间结构俯视示意图。Fig. 3(a) is a schematic top view of the intermediate structure obtained in step 2 of the preparation method of the present invention.
图3(b)是本发明制备方法步骤2所得中间结构正面示意图。Fig. 3(b) is a schematic front view of the intermediate structure obtained in step 2 of the preparation method of the present invention.
图4(a)是本发明制备方法步骤3所得中间结构俯视示意图。Fig. 4(a) is a schematic top view of the intermediate structure obtained in step 3 of the preparation method of the present invention.
图4(b)是本发明制备方法步骤3所得中间结构正面示意图。Fig. 4(b) is a schematic front view of the intermediate structure obtained in step 3 of the preparation method of the present invention.
图5(a)是本发明制备方法步骤4所得中间结构俯视示意图。Fig. 5(a) is a schematic top view of the intermediate structure obtained in step 4 of the preparation method of the present invention.
图5(b)是本发明制备方法步骤4所得中间结构正面示意图。Fig. 5(b) is a schematic front view of the intermediate structure obtained in step 4 of the preparation method of the present invention.
图6(a)是本发明制备方法步骤5所得中间结构俯视示意图。Fig. 6(a) is a schematic top view of the intermediate structure obtained in step 5 of the preparation method of the present invention.
图6(b)是本发明制备方法步骤5所得中间结构正面示意图。Fig. 6(b) is a schematic front view of the intermediate structure obtained in step 5 of the preparation method of the present invention.
图7是本实施例制作的倾斜的硅光波导侧面结构图。Fig. 7 is a side view of the inclined silicon optical waveguide fabricated in this embodiment.
图8(a)是模拟光在本发明所述光栅耦合器中传输时,稳态场某一时刻的光场分布图。Fig. 8(a) is a light field distribution diagram of a steady state field at a certain moment when simulated light is transmitted in the grating coupler of the present invention.
图8(b)是模拟光在本发明所述光栅耦合器中传输时,稳态场相位分布图。Fig. 8(b) is a diagram of the steady-state field phase distribution when simulated light is transmitted in the grating coupler of the present invention.
其中:1—顶硅层、2—掩埋绝缘体、3—硅衬底、4—光纤、5—第一贴合段、 6—倾斜段、7—第二贴合段、8—耦合光栅。Among them: 1—top silicon layer, 2—buried insulator, 3—silicon substrate, 4—optical fiber, 5—first bonding section, 6—inclined section, 7—second bonding section, 8—coupling grating.
具体实施方式Detailed ways
下面结合实施例及附图对本发明作进一步详细的描述,但本发明的实施方式不限于此。The present invention will be further described in detail below in conjunction with the embodiments and the accompanying drawings, but the embodiments of the present invention are not limited thereto.
实施例1Example 1
如图1所示,本实施例一种硅基光栅耦合器是基于一绝缘体上硅芯片结构的,该结构包含顶硅层1、掩埋绝缘体2、硅衬底3。顶硅层1厚度在500nm以下,掩埋绝缘体层厚度在1μm-5μm之间。As shown in FIG. 1 , a silicon-based grating coupler in this embodiment is based on a silicon-on-insulator chip structure, which includes a top silicon layer 1 , a buried insulator 2 , and a silicon substrate 3 . The thickness of the top silicon layer 1 is below 500nm, and the thickness of the buried insulator layer is between 1 μm and 5 μm.
如图2所示,在本实施例所述光栅耦合器中,顶硅层1表面制作有一段硅光波导,所述硅光波导包括依次相连的第一贴合段5、倾斜段6和第二贴合段7,第一贴合段5贴合固定在掩埋绝缘体层2之上,从第一贴合段5和倾斜段6相交位置开始,顶硅层下方的掩埋绝缘体层2被腐蚀掏空,第二贴合段7贴合固定在硅衬底3上。耦合光栅8制作于硅光波导的倾斜段6之上,可实现垂直放置的光纤4与硅光波导的光耦合。虽然光纤4与绝缘体上硅芯片垂直,但由于制作有耦合光栅8的硅光波导水平方向有一定的倾角,于是光纤4与耦合区域的硅光波导,即:倾斜段6,实际上是成一定的倾角。因此,本发明中实现的垂直光栅耦合器可以达到传统的光栅耦合器接近的性能。As shown in Figure 2, in the grating coupler described in this embodiment, a section of silicon optical waveguide is formed on the surface of the top silicon layer 1, and the silicon optical waveguide includes a first bonding section 5, an inclined section 6 and a second bonding section connected in sequence. Two bonding segments 7, the first bonding segment 5 is bonded and fixed on the buried insulator layer 2, starting from the intersection position of the first bonding segment 5 and the inclined segment 6, the buried insulator layer 2 below the top silicon layer is etched out empty, the second bonding segment 7 is bonded and fixed on the silicon substrate 3 . The coupling grating 8 is fabricated on the inclined section 6 of the silicon optical waveguide, which can realize optical coupling between the vertically placed optical fiber 4 and the silicon optical waveguide. Although the optical fiber 4 is perpendicular to the silicon chip on the insulator, because the silicon optical waveguide with the coupling grating 8 has a certain inclination in the horizontal direction, the optical fiber 4 and the silicon optical waveguide in the coupling region, that is, the inclined section 6, are actually at a certain angle. inclination. Therefore, the vertical grating coupler realized in the present invention can achieve performance close to that of the conventional grating coupler.
本实施例中,硅光波导刻蚀深度为70-500nm,耦合光栅8的刻蚀深度为 70-500nm。耦合光栅8宽度为9-14μm,面积为70-130μm2,与单模光纤的模斑尺寸相当。耦合光栅8由亚微米周期性结构组成,周期数5以上,周期为 250nm-750nm。倾斜段6与水平方向的夹角在4°-15°之间。In this embodiment, the etching depth of the silicon optical waveguide is 70-500 nm, and the etching depth of the coupling grating 8 is 70-500 nm. The coupling grating 8 has a width of 9-14 μm and an area of 70-130 μm 2 , which is equivalent to the mode spot size of a single-mode optical fiber. The coupling grating 8 is composed of a submicron periodic structure, the period number is more than 5, and the period is 250nm-750nm. The included angle between the inclined section 6 and the horizontal direction is between 4°-15°.
本实施例提供一种上述硅基光栅耦合器的制作方法,具体步骤如下:This embodiment provides a method for manufacturing the above-mentioned silicon-based grating coupler, and the specific steps are as follows:
步骤1:在硅衬底3上依次制作掩埋绝缘体2和顶硅层1,形成绝缘体上硅芯片。Step 1: sequentially fabricate a buried insulator 2 and a top silicon layer 1 on a silicon substrate 3 to form a silicon-on-insulator chip.
步骤2:采用传统电子束光刻或深紫外光刻方法,形成硅光波导以及耦合光栅的图形,之后通过干法刻蚀的方法,在顶硅层1上制作出硅光波导以及耦合光栅8。如果硅光波导以及耦合光栅刻蚀深度不同,可多次重复使用该方法,对每一种刻蚀深度进行相应制作。该步骤完成后,其结构如图3(a)、(b)所示。Step 2: Using traditional electron beam lithography or deep ultraviolet lithography to form patterns of silicon optical waveguides and coupling gratings, and then dry-etching methods to fabricate silicon optical waveguides and coupling gratings 8 on the top silicon layer 1 . If the silicon optical waveguide and the coupling grating are etched to different depths, the method can be repeated many times to make corresponding fabrications for each etching depth. After this step is completed, its structure is shown in Figure 3 (a), (b).
步骤3:在以上芯片上旋涂一层光刻胶,并进行前烘。通过曝光和显影的传统光刻方法,将耦合光栅区域处的光刻胶去除掉,使得其余部分用光刻胶保护起来。该步骤完成后,其结构如图4(a)、(b)所示。Step 3: Spin-coat a layer of photoresist on the above chip, and perform pre-baking. Through the traditional photolithography method of exposure and development, the photoresist at the coupling grating area is removed, so that the remaining parts are protected by photoresist. After this step is completed, its structure is shown in Figure 4 (a), (b).
步骤4:将芯片置于氢氟酸溶液或者氟化氢气相腐蚀设备之中,将露出部分的掩埋绝缘体(即制作有耦合光栅的顶硅层下方的掩埋绝缘体)腐蚀掏空。由于氟化氢不能腐蚀硅和光刻胶,因此光栅结构、硅光波导以及被光刻胶保护起来的部分不会得到破坏。对于硅光波导,最终形成悬浮结构,其通过硅光波导的第一贴合段5支撑于掩埋绝缘体层之上。该步骤完成后,其结构如图5(a)、 (b)所示。Step 4: Place the chip in hydrofluoric acid solution or hydrogen fluoride vapor phase etching equipment, etch and hollow out the exposed part of the buried insulator (that is, the buried insulator under the top silicon layer on which the coupling grating is made). Since hydrogen fluoride cannot corrode silicon and photoresist, the grating structure, silicon optical waveguide and the parts protected by photoresist will not be damaged. For the silicon optical waveguide, a suspended structure is finally formed, which is supported on the buried insulator layer through the first bonding segment 5 of the silicon optical waveguide. After this step is completed, its structure is shown in Figure 5(a), (b).
步骤5:通过丙酮或其他去胶液去除光刻胶,并用去离子水冲洗芯片,而后烘干。由于在干燥过程中水的表面张力,硅光波导的悬浮结构会被拉向硅衬底3,并由于静电吸附力的作用吸附在硅衬底3之上,并最终形成倾斜段6和第二贴合段7。该步骤完成后,其结构如图6(a)、(b)所示。Step 5: Remove the photoresist with acetone or other glue remover, rinse the chip with deionized water, and then dry it. Due to the surface tension of water during the drying process, the suspended structure of the silicon optical waveguide will be pulled to the silicon substrate 3, and will be adsorbed on the silicon substrate 3 due to the electrostatic adsorption force, and finally form the inclined section 6 and the second Fit segment 7. After this step is completed, its structure is shown in Figure 6 (a), (b).
步骤6:将一光纤垂直放置在绝缘体上硅芯片的上方,光纤在耦合光栅的上方。结构如图2所示,即完成了硅基光栅耦合器的制作。Step 6: Place an optical fiber vertically above the silicon-on-insulator chip, with the optical fiber above the coupling grating. The structure is shown in Figure 2, that is, the fabrication of the silicon-based grating coupler is completed.
图7为通过以上方法制作的倾斜的硅波导实物图。在该情况下,倾斜的硅波导与水平方向呈7°角。Fig. 7 is a physical diagram of an inclined silicon waveguide fabricated by the above method. In this case, the slanted silicon waveguide is at an angle of 7° to the horizontal.
图8(a)、(b)中,对光在本发明实现的光栅耦合器中的传输情况进行数值模拟。光从左侧的硅光波导中输入,经过倾斜段6之上的耦合光栅8衍射。通过图8(a)可以看到一部分光波向上出射。图8(b)的相位图清楚地显示了向上出射的光的波前,其基本位于水平方向,这也进一步说明了光是从垂直方向向上出射的。In Fig. 8(a) and (b), the numerical simulation is performed on the transmission of light in the grating coupler realized by the present invention. Light is input from the silicon optical waveguide on the left, and is diffracted by the coupling grating 8 on the inclined section 6 . From Figure 8(a), it can be seen that part of the light wave is emitted upward. The phase diagram of Fig. 8(b) clearly shows that the wavefront of the upwardly emitted light is basically located in the horizontal direction, which further illustrates that the light is emitted upwardly from the vertical direction.
上述实施例为本发明较佳的实施方式,但本发明的实施方式并不受上述实施例的限制,其他的任何未背离本发明的精神实质与原理下所作的改变、修饰、替代、组合、简化,均应为等效的置换方式,都包含在本发明的保护范围之内。The above-mentioned embodiment is a preferred embodiment of the present invention, but the embodiment of the present invention is not limited by the above-mentioned embodiment, and any other changes, modifications, substitutions, combinations, Simplifications should be equivalent replacement methods, and all are included in the protection scope of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510718141.1A CN105334579B (en) | 2015-10-27 | 2015-10-27 | A kind of silicon-based grating coupler and preparation method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510718141.1A CN105334579B (en) | 2015-10-27 | 2015-10-27 | A kind of silicon-based grating coupler and preparation method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105334579A CN105334579A (en) | 2016-02-17 |
CN105334579B true CN105334579B (en) | 2018-04-13 |
Family
ID=55285212
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510718141.1A Active CN105334579B (en) | 2015-10-27 | 2015-10-27 | A kind of silicon-based grating coupler and preparation method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105334579B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110542962A (en) * | 2019-09-24 | 2019-12-06 | 武汉光迅科技股份有限公司 | optical coupling subassembly and light emission subassembly |
CN111650691B (en) * | 2020-06-24 | 2021-08-03 | 中国科学院半导体研究所 | Integrated semiconductor amplifier on silicon substrate |
CN112864795B (en) * | 2021-01-26 | 2022-09-09 | 北京工业大学 | Optical chip structure and preparation method for on-chip integration of VCSEL coherent array and MZI array |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101982796A (en) * | 2010-09-15 | 2011-03-02 | 中国科学院半导体研究所 | Silicon-on-insulator waveguide grating coupler and manufacturing method thereof |
CN102193150A (en) * | 2011-04-27 | 2011-09-21 | 暨南大学 | Method and device for preparing adjustable edge filter based on all-fiber technology |
CN205427235U (en) * | 2015-10-27 | 2016-08-03 | 华南师范大学 | Silica -based grating coupler |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9239432B2 (en) * | 2013-03-14 | 2016-01-19 | Micron Technology, Inc. | Photonics grating coupler and method of manufacture |
-
2015
- 2015-10-27 CN CN201510718141.1A patent/CN105334579B/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101982796A (en) * | 2010-09-15 | 2011-03-02 | 中国科学院半导体研究所 | Silicon-on-insulator waveguide grating coupler and manufacturing method thereof |
CN102193150A (en) * | 2011-04-27 | 2011-09-21 | 暨南大学 | Method and device for preparing adjustable edge filter based on all-fiber technology |
CN205427235U (en) * | 2015-10-27 | 2016-08-03 | 华南师范大学 | Silica -based grating coupler |
Non-Patent Citations (1)
Title |
---|
"High efficiency Silicon-on-Insulator grating coupler based on a poly-Silicon overlay";Günther Roelkens, et al.;《OPTICS EXPRESS》;20061127;第14卷(第24期);11622-11630 * |
Also Published As
Publication number | Publication date |
---|---|
CN105334579A (en) | 2016-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111965761B (en) | Grating coupler based on lithium niobate thin film material and manufacturing method thereof | |
KR101591847B1 (en) | Efficient silicon-on-insulator grating coupler | |
KR101435731B1 (en) | Photonic integrated circuit having a waveguide-grating coupler | |
CN103197386B (en) | Vertical coupling grating coupler bonded by metal and manufacturing method thereof | |
CN110637246A (en) | Photonic chip with integrated collimation structure | |
CN108132499A (en) | Silicon waveguide spot converter based on multilayer polymer structure and preparation method thereof | |
WO2016172970A1 (en) | Polarization rotator and optical signal processing method | |
CN105785508B (en) | Coupler structure and fabrication method based on BCB bonding process | |
CN103998961A (en) | Vertical optical coupler for planar photonic circuits | |
CN105334579B (en) | A kind of silicon-based grating coupler and preparation method thereof | |
CN114296182B (en) | Three-dimensional optical interleaver based on silicon-based optical waveguide and preparation method thereof | |
JP5509556B2 (en) | Optical waveguide diameter expanding circuit, manufacturing method thereof, and optical waveguide device | |
Chen et al. | Metasurface‐Based Fiber‐to‐Chip Multiplexing Coupler | |
CN105353461A (en) | High Tolerance Coupled Waveguides | |
CN114995010A (en) | Silicon-based three-dimensional waveguide mode optical switch based on phase change material | |
CN113534337A (en) | Processing method and structure of silicon photonic chip optical coupling structure | |
CN205427235U (en) | Silica -based grating coupler | |
JP4146788B2 (en) | Optical waveguide connection module and method for fabricating the same | |
CN100430764C (en) | A photonic crystal beam splitter based on SOI and its manufacturing method | |
CN112612078B (en) | High-efficiency coupling waveguide based on GOI or SOI and preparation method thereof | |
CN112946824A (en) | Three-dimensional mode separator/multiplexer based on silicon-based optical waveguide and preparation method thereof | |
CN107102401A (en) | A multi-channel photonic hybrid integrated interconnect chip and its preparation method | |
CN106842422A (en) | A kind of three-dimensional perpendicular coupling optical mode conversion isolation multiple device | |
CN114815057A (en) | Focusing type vertical grating coupler and preparation method thereof | |
CN118244419B (en) | A vertically coupled waveguide based on deposited silicon and a method for preparing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |