[go: up one dir, main page]

CN105260150A - Dual-CPU control based information display system - Google Patents

Dual-CPU control based information display system Download PDF

Info

Publication number
CN105260150A
CN105260150A CN201510630421.7A CN201510630421A CN105260150A CN 105260150 A CN105260150 A CN 105260150A CN 201510630421 A CN201510630421 A CN 201510630421A CN 105260150 A CN105260150 A CN 105260150A
Authority
CN
China
Prior art keywords
central processor
processor circuit
circuit
display system
random access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510630421.7A
Other languages
Chinese (zh)
Inventor
崔崇明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHENGDU BEIFA INFORMATION TECHNOLOGY Co Ltd
Original Assignee
CHENGDU BEIFA INFORMATION TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHENGDU BEIFA INFORMATION TECHNOLOGY Co Ltd filed Critical CHENGDU BEIFA INFORMATION TECHNOLOGY Co Ltd
Priority to CN201510630421.7A priority Critical patent/CN105260150A/en
Publication of CN105260150A publication Critical patent/CN105260150A/en
Pending legal-status Critical Current

Links

Landscapes

  • Control Of El Displays (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

A dual-CPU control based information display system comprises a first central processor circuit, a second central processor circuit, a random access memory, a drive circuit and an LED array, wherein the first central processor circuit is suitable for communicating with an upper computer and is in charge of controlling initialization of the whole system and an animation display mode; the second central processor circuit is suitable for controlling dynamic refreshing of a display image; the random access memory is suitable for storing to-be-displayed information data; the drive circuit is suitable for driving the LED array; and the LED array is suitable for displaying the information data under the driving of the drive circuit. According to the dual-CPU control based information display system, a dual-CPU cooperative working mode is adopted, so that the operational cost of the system is reduced.

Description

The information display system of two-ways cpu
Technical field
The present invention relates to technical field of information display, particularly a kind of information display system of two-ways cpu.
Background technology
Infosystem is by computer hardware, network and communication apparatus, computer software, information resources, the human-machine system for the purpose of processing information flow of information user and rules and regulations composition, its main task is the information management maximally utilising modern computer and network communications technology reinforcement enterprise, by the manpower had enterprise, material resources, financial resources, equipment, correct data are set up in investigating of the resources such as technology, processing processes and is compiled into various information material and is supplied to managerial personnel in time, to carry out correct decision-making, improve constantly management level and the economic benefit of enterprise.
In order to the various data (user data, system data, business datum etc.) of infosystem process are presented in face of people intuitively, require that display system can issue with multimedia form the information of sharing, and can with different patterns, according to zoning display situation, text, form and video image information.The control circuit of the LED large screen display system of current extensive application, mostly adopts the plate based on PC bus and coordinates the original hardware resource of PC to complete the display refreshing of screen-picture, display driver and data communication.This kind of design make use of the powerful software and hardware resources of PC, makes system development relatively easy.But because it can not add the operating cost of system by offline operation, and during owing to running, PC can not away from displaying scene, also for system installation brings inconvenience.
Summary of the invention
To be solved by this invention is the problem that existing LED large screen display system operating cost is high, install inconvenience.
For solving the problem, the invention provides a kind of information display system of two-ways cpu, comprising the first central processor circuit, the second central processor circuit, random access memory, driving circuit and LED array; Described first central processor circuit is suitable for communicating with host computer, and is responsible for the initialization and the animation display mode that control whole system; Described second central processor circuit is suitable for the dynamic refresh controlling display frame; Described random access memory is suitable for storing information data to be shown; Described driving circuit is suitable for driving described LED array; Described LED array is suitable under the driving of described driving circuit, show described information data.
Optionally, described random access memory is dual-port random access memory.
Optionally, described first central processor circuit is communicated with host computer by serial interface chip.
Optionally, described first central processor circuit is 8031 single chip circuits.
Optionally, described second central processor circuit is PIC16C57 single chip circuit.
Compared with prior art, the present invention has the following advantages:
The information display system of two-ways cpu provided by the invention, adopt the working method that dual processors is collaborative, be responsible for carrying out communicating with host computer by the first central processor circuit and control initialization and the animation display mode of whole system, be responsible for by the second central processor circuit the dynamic refresh controlling display frame, make display system can depart from PC independent operating to reduce the cost of system.Owing to having departed from PC when running, thus also facilitate the installation of system.
Accompanying drawing explanation
Fig. 1 is the structural representation of the information display system of the two-ways cpu of the embodiment of the present invention;
Fig. 2 is the structural representation of the first central processor circuit of the embodiment of the present invention;
Fig. 3 is the structural representation of the random access memory of the embodiment of the present invention.
Embodiment
Below in conjunction with embodiment and accompanying drawing, to the detailed description further of the present invention's do, but embodiments of the present invention are not limited thereto.
Fig. 1 is the structural representation of the information display system of the two-ways cpu of the embodiment of the present invention, and the information display system of described two-ways cpu comprises the first central processor circuit 11, second central processor circuit 12, random access memory 13, driving circuit 14 and LED array 15.
Particularly, described first central processor circuit 11 is connected with described second central processor circuit 12 and described random access memory 13, is suitable for communicating with host computer, and is responsible for the initialization and the animation display mode that control whole system.In the present embodiment, described first central processor circuit 11 is 8031 single chip circuits.Fig. 2 is the structural representation of described first central processor circuit 11; CPU adopts 8031 single-chip microcomputers; extending out a slice PSD311 as program storage and mouth line expansion 74LS245 is bus driver; its effect improves the driving force of bus and host CPU circuit and Bus isolation, protects host CPU when the miscellaneous part in bus breaks down.Described first central processor circuit 11 is communicated with host computer by serial interface chip, such as, can adopt the serial interface chip 202E serial communication five line connected modes of MAXM company.Host CPU circuit is the core of whole system, the long-time unavoidable impact not being subject to external interference that runs without interruption.Therefore, add watchdog circuit in the circuit of this embodiment, the antijamming capability of intensifier circuit, improve the reliability of host CPU circuit long-time running.
Described second central processor circuit 12 is connected with described random access memory 13 and described driving circuit 14, is suitable for the dynamic refresh controlling display frame.In the present embodiment, described second central processor circuit 12 is PIC16C57 single chip circuit.Information data to be shown is write described random access memory 13, PIC16C57 single chip circuit by current time screen image structure by address/data bus and is responsible for the information data in described random access memory 13 to be mapped on described LED array 15 by described the one the second central processor circuit 11.Those skilled in the art know the peripheral circuit of PIC16C57 single-chip microcomputer, do not repeat them here.
Described random access memory 13 is suitable for storing information data to be shown.In the present embodiment, described random access memory 13 is dual-port random access memory.Fig. 3 is the structural representation of described random access memory 13, and memory array is made up of the non-volatile RAM of 8 32K bytes, has the storage space of 256 bytes for showing the storage of data and display information.Display data are the core image of this screen displaying contents, and display information is the information such as display mode, translational speed, the residence time of this screen.Adopt non-volatile RAM to preserve display data, system PC can be made to run, even if having a power failure once in a while also can not cause loss of data.
Described driving circuit 14 is connected with described central processor circuit 12 and described LED array 15, is suitable for driving described LED array 15, and described LED array 15 is suitable for showing described information data under the driving of described driving circuit 14.Described driving circuit 14 is identical with prior art with the structure of described LED array 15, does not repeat them here.
The above is only preferred embodiment of the present invention, and not do any pro forma restriction to the present invention, every any simple modification, equivalent variations done above embodiment according to technical spirit of the present invention, all falls within protection scope of the present invention.

Claims (5)

1. an information display system for two-ways cpu, is characterized in that, comprises the first central processor circuit, the second central processor circuit, random access memory, driving circuit and LED array;
Described first central processor circuit is suitable for communicating with host computer, and is responsible for the initialization and the animation display mode that control whole system;
Described second central processor circuit is suitable for the dynamic refresh controlling display frame;
Described random access memory is suitable for storing information data to be shown;
Described driving circuit is suitable for driving described LED array;
Described LED array is suitable under the driving of described driving circuit, show described information data.
2. the information display system of two-ways cpu according to claim 1, is characterized in that, described random access memory is dual-port random access memory.
3. the information display system of two-ways cpu according to claim 1, is characterized in that, described first central processor circuit is communicated with host computer by serial interface chip.
4. the information display system of two-ways cpu according to claim 1, is characterized in that, described first central processor circuit is 8031 single chip circuits.
5. the information display system of two-ways cpu according to claim 1, is characterized in that, described second central processor circuit is PIC16C57 single chip circuit.
CN201510630421.7A 2015-09-29 2015-09-29 Dual-CPU control based information display system Pending CN105260150A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510630421.7A CN105260150A (en) 2015-09-29 2015-09-29 Dual-CPU control based information display system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510630421.7A CN105260150A (en) 2015-09-29 2015-09-29 Dual-CPU control based information display system

Publications (1)

Publication Number Publication Date
CN105260150A true CN105260150A (en) 2016-01-20

Family

ID=55099857

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510630421.7A Pending CN105260150A (en) 2015-09-29 2015-09-29 Dual-CPU control based information display system

Country Status (1)

Country Link
CN (1) CN105260150A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108763135A (en) * 2018-05-31 2018-11-06 北京达佳互联信息技术有限公司 Dual-cpu communication system starts method and electronic equipment
CN114690995A (en) * 2022-03-24 2022-07-01 珠海格力电器股份有限公司 Data processing method, system and electrical equipment for color screen equipment

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020097408A1 (en) * 2001-01-19 2002-07-25 Chang William Ho Output device for universal data output
CN2836066Y (en) * 2006-03-30 2006-11-08 邢建春 Intelligent three-proofing information display system with LonWorks interface
CN101594719A (en) * 2009-05-08 2009-12-02 北京中庆微数字设备开发有限公司 Offline control device
CN101923830A (en) * 2010-07-06 2010-12-22 湖南新亚胜科技发展有限公司 Asynchronous control system for light emitting diode (LED) display screen
CN102054453A (en) * 2010-12-11 2011-05-11 九江中弘电子科技有限公司 Integrated information liquid crystal display and control device of automobile
CN205016211U (en) * 2015-09-29 2016-02-03 成都贝发信息技术有限公司 Led large screen information display system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020097408A1 (en) * 2001-01-19 2002-07-25 Chang William Ho Output device for universal data output
CN2836066Y (en) * 2006-03-30 2006-11-08 邢建春 Intelligent three-proofing information display system with LonWorks interface
CN101594719A (en) * 2009-05-08 2009-12-02 北京中庆微数字设备开发有限公司 Offline control device
CN101923830A (en) * 2010-07-06 2010-12-22 湖南新亚胜科技发展有限公司 Asynchronous control system for light emitting diode (LED) display screen
CN102054453A (en) * 2010-12-11 2011-05-11 九江中弘电子科技有限公司 Integrated information liquid crystal display and control device of automobile
CN205016211U (en) * 2015-09-29 2016-02-03 成都贝发信息技术有限公司 Led large screen information display system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108763135A (en) * 2018-05-31 2018-11-06 北京达佳互联信息技术有限公司 Dual-cpu communication system starts method and electronic equipment
CN108763135B (en) * 2018-05-31 2019-07-19 北京达佳互联信息技术有限公司 Dual-cpu communication system, starting method and electronic equipment
CN114690995A (en) * 2022-03-24 2022-07-01 珠海格力电器股份有限公司 Data processing method, system and electrical equipment for color screen equipment

Similar Documents

Publication Publication Date Title
JP6009675B2 (en) Dynamic partitioning technology for physical memory
US8629878B2 (en) Extension to a hypervisor that utilizes graphics hardware on a host
US20140156925A1 (en) Selection of allocation policy and format for virtual machine disk images
CN109376011B (en) Method and device for managing resources in virtualization system
US9336032B2 (en) Zoning data to a virtual machine
CN105678681A (en) GPU data processing method, GPU, PC architecture processor and GPU data processing system
CN112817718A (en) Dual-system device, application display method thereof and storage medium
CN113610699B (en) A hardware layer rendering scheduling method, device, equipment and storage medium
US8860740B2 (en) Method and apparatus for processing a display driver in virture desktop infrastructure
CN205016211U (en) Led large screen information display system
CN105260150A (en) Dual-CPU control based information display system
CN104077187A (en) Method and system for scheduling execution of application programs
CN105824297A (en) Multi-set rocket body container environment monitoring method and system based on CAN bus
CN101211270A (en) Display card, virtual machine system using same and display processing method
CN104932820B (en) Touch screen application method and system based on USB mapping
CN102419693B (en) A kind of method of disk space of managed storage unit and electronic equipment
US20180052700A1 (en) Facilitation of guest application display from host operating system
CN205016209U (en) But increase of service life's LED large screen display system
CN205016210U (en) A LED large screen display device for information system
CN105094536A (en) Information display method and electronic equipment
CN105630448A (en) KVM (Keyboard Video Mouse) system based on FPGA (Field Programmable Gate Array)
CN103853599A (en) Extension method of node calculating ability
Chen et al. MSA: A novel app development framework for transparent multiscreen support on android apps
CN105118440A (en) LED (Light Emitting Diode) large screen display system with wide visual range
CN102902504B (en) Connection system and connection method for computer base map signal of embedded image control platform

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20160120