CN105225690A - SRAM memory cell and storage array - Google Patents
SRAM memory cell and storage array Download PDFInfo
- Publication number
- CN105225690A CN105225690A CN201410235550.1A CN201410235550A CN105225690A CN 105225690 A CN105225690 A CN 105225690A CN 201410235550 A CN201410235550 A CN 201410235550A CN 105225690 A CN105225690 A CN 105225690A
- Authority
- CN
- China
- Prior art keywords
- transistor
- pmos transistor
- gate
- double
- pmos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 claims abstract description 28
- 230000000295 complement effect Effects 0.000 claims description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 2
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 2
- 229920005591 polysilicon Polymers 0.000 claims description 2
- 230000009977 dual effect Effects 0.000 claims 1
- 230000000694 effects Effects 0.000 abstract description 3
- 102100021285 Macrophage-expressed gene 1 protein Human genes 0.000 description 17
- 101000969688 Homo sapiens Macrophage-expressed gene 1 protein Proteins 0.000 description 16
- 239000002245 particle Substances 0.000 description 12
- 238000012546 transfer Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- 230000002441 reversible effect Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 101710157392 Macrophage-expressed gene 1 protein Proteins 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- JJWKPURADFRFRB-UHFFFAOYSA-N carbonyl sulfide Chemical compound O=C=S JJWKPURADFRFRB-UHFFFAOYSA-N 0.000 description 1
- 238000006880 cross-coupling reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000035772 mutation Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Landscapes
- Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
Abstract
The present invention relates to SRAM memory cell and storage array.SRAM memory cell comprises: the first double grid PMOS transistor, the second double grid PMOS transistor, the first nmos pass transistor, the second nmos pass transistor, the first transmission transistor, the second transmission transistor and compensating unit.The present invention can overcome the Single Event Upset effect of SRAM memory cell.
Description
Technical Field
The present invention relates to the field of semiconductor technologies, and in particular, to an SRAM memory cell and a memory array.
Background
Static Random Access Memory (SRAM) has the advantages of high speed, low power consumption and compatibility with standard processes, and is widely applied to the fields of PCs, personal communications, consumer electronics (smart cards, digital cameras, multimedia players) and the like.
The most common SRAM cell is a 6T cell, and as shown in fig. 1, the SRAM cell includes: a first PMOS transistor ML0, a second PMOS transistor ML1, a first NMOS transistor MPD0, a second NMOS transistor MPD1, a third NMOS transistor MPG0, and a fourth NMOS transistor MPG 1.
The first PMOS transistor ML0, the second PMOS transistor ML1, the first NMOS transistor MPD0, and the second NMOS transistor MPD1 constitute a bistable circuit that forms a latch for latching data information. The first and second PMOS transistors ML0 and ML1 are pull-up transistors, and the first and second NMOS transistors MPD0 and MPD1 are pull-down transistors. The third NMOS transistor MPG0 and the fourth NMOS transistor MPG1 are pass transistors.
With continued reference to fig. 1, the gate of the first PMOS transistor ML0, the gate of the first NMOS transistor MPD0, the drain of the second PMOS transistor ML1, the drain of the second NMOS transistor MPD1, and the source of the fourth NMOS transistor MPG1 are connected to form a first storage node N1, the gate of the second PMOS transistor ML1, the gate of the second NMOS transistor MPD1, the drain of the first PMOS transistor ML0, the drain of the first NMOS transistor MPD0, and the source of the third NMOS transistor MPG0 are connected to form a second storage node N0.
The gates of the third and fourth NMOS transistors MPG0 and MPG1 are connected to the word line WL; the drain of the fourth NMOS transistor MPG1 is connected to the first bit line BL, and the drain of the third NMOS transistor MPG0 is connected to the second bit line BLB. The first bit line BL and the second bit line BLB are complementary bit lines.
With continued reference to FIG. 1, the source of the first PMOS transistor ML0 and the source of the second PMOS transistor ML1 are connected to a supply voltage VDD, and the source of the first NMOS transistor MPD0 and the source of the second NMOS transistor MPD1 are connected to a ground voltage VSS.
When the voltage of the storage node N1 is high (power voltage VDD) and the voltage of the storage node N0 is low (voltage VSS to ground), the value stored in the memory cell can be referred to as logic 1; otherwise, it may be logic 0.
The working principle of the SRAM memory cell is as follows:
during the read operation:
applying a high level (generally equal to the power voltage VDD) to the word line WL, at this time, the third NMOS transistor MPG0 and the fourth NMOS transistor MPG1 are turned on;
when a high level is applied to the first bit line BL and the second bit line BLB, since one of the first storage node N1 and the second storage node N0 is at a low level, a current flows from the first bit line BL or the second bit line BLB to the low level storage node, and the potential of the first bit line BL or the second bit line BLB is lowered, a voltage difference is generated between the lowered bit line and the bit line that has not generated the potential change, and when the voltage difference reaches a certain value, a sense amplifier (not shown in fig. 1) in a peripheral circuit of the memory cell may be used to amplify the voltage to output a signal from which data is read.
During writing operation:
a high level is applied to the word line WL, and at this time, the third NMOS transistor MPG0 and the fourth NMOS transistor MPG1 are turned on;
since one of the first storage node N1 and the second storage node N0 is at a low level and the other is at a high level, when the data information of the write operation is different from the originally stored data information, a current flows from the high-level storage node to the low-level bit line, so that the potential of the high-level storage node is lowered, and the potential of the low-level storage node is raised, so that the SRAM memory cell stores new data.
When the SRAM cell stores a logic value, the third NMOS transistor MPG0 and the fourth NMOS transistor MPG1 are in an off state, and the storage nodes N1 and N0 are in a coupled state, i.e., the storage node N1 keeps a low voltage, which turns the storage node N0 to a high voltage, and correspondingly, the storage node N0 keeps a high voltage, which turns the storage node N1 to a low voltage.
When the memory chip works in a high-radiation environment (such as a cosmic space), due to bombardment of the memory by high-energy charged particles, the storage state of an SRAM memory cell inside the memory chip is easy to be inverted:
for example, let the logic states of the SRAM memory cell shown in fig. 1 be: the storage node N1 is high, and the storage node N2 is low. Then, when the charged particles bombard the storage node N1, it is possible to cause the node voltage of the storage node N1 to change momentarily, such as from a high level to a low level.
The change of the level value of the storage node N1 further causes the level change of the storage node N0, for example, the level change of the storage node N0 changes from low level to high level, and the level change of the storage node N0 is further fed back to the storage node N1, so that the level value of the storage node N1 changes again until the change of the logic state stored in the SRAM cell is caused.
Referring to fig. 2, after the charged particles bombard the storage node N1, a waveform variation diagram of the storage node N1 and the storage node N0 may cause a storage failure of the SRAM memory cell, which is also referred to as a Single Event Upset (SEU).
Similarly, the same effect would be expected if charged particles bombard storage node N0.
Disclosure of Invention
The technical problem solved by the technical scheme of the invention is how to overcome the single event reversal effect of the SRAM memory cell.
In order to solve the above technical problem, a technical solution of the present invention provides an SRAM memory cell, including: a first double-gate PMOS transistor, a second double-gate PMOS transistor, a first NMOS transistor, a second NMOS transistor, a first transmission transistor and a second transmission transistor; wherein,
the first grid electrode of the first double-grid PMOS transistor, the grid electrode of the first NMOS transistor, the drain electrode of the second double-grid PMOS transistor, the drain electrode of the second NMOS transistor and one electrode of the second transmission transistor are connected to form a first storage node, and the other electrode of the second transmission transistor is connected to a first bit line;
the first grid electrode of the second double-grid PMOS transistor, the grid electrode of the second NMOS transistor, the drain electrode of the first double-grid PMOS transistor, the drain electrode of the first NMOS transistor and one electrode of the first transmission transistor are connected to form a second storage node, and the other electrode of the first transmission transistor is connected to a second bit line;
the control electrodes of the first transmission transistor and the second transmission transistor are connected to a word line, the source electrode of the first double-gate PMOS transistor and the source electrode of the second double-gate PMOS transistor are connected to a first voltage, and the source electrode of the first NMOS transistor and the source electrode of the second NMOS transistor are connected to a second voltage;
the SRAM memory cell further comprises: a compensation unit; the compensation unit is provided with a first compensation node and a second compensation node, the second grid electrode of the first double-grid PMOS transistor is connected to the first compensation node, the second grid electrode of the second double-grid PMOS transistor is connected to the second compensation node, and the compensation unit is suitable for maintaining the level values of the first compensation node and the second compensation node when the voltages of the first storage node and the second storage node suddenly change.
Optionally, the compensation unit includes: a first PMOS transistor, a second PMOS transistor, a third PMOS transistor and a fourth PMOS transistor; wherein,
a gate of the first PMOS transistor, a drain of a third PMOS transistor, and a source of a fourth PMOS transistor are connected to form the second compensation node, the drain of the fourth PMOS transistor is connected to the word line, and the gate of the fourth PMOS transistor is connected to the second storage node;
a gate of the third PMOS transistor, a drain of the first PMOS transistor, and a source of the second PMOS transistor are connected to form the first compensation node, a drain of the second PMOS transistor is connected to the word line, and a gate of the second PMOS transistor is connected to the first storage node;
the source of the first PMOS transistor and the source of the third PMOS transistor are connected to the first voltage.
Optionally, the first voltage is a power supply voltage, and the second voltage is a ground voltage.
Optionally, the first transmission transistor is a third NMOS transistor, and the second transmission transistor is a fourth NMOS transistor;
the end of the third NMOS transistor, which is connected with the second storage node, is a source electrode, and the end of the third NMOS transistor, which is connected with the first bit line, is a drain electrode; and one end of the fourth NMOS transistor, which is connected with the first storage node, is a source electrode, and one end of the fourth NMOS transistor, which is connected with the second bit line, is a drain electrode.
Optionally, the first transmission transistor is a fifth PMOS transistor, and the second transmission transistor is a sixth PMOS transistor;
one end of the fifth PMOS transistor, which is connected with the second storage node, is a drain electrode, and the other end of the fifth PMOS transistor, which is connected with the first bit line, is a source electrode; and one end of the sixth PMOS transistor, which is connected with the first storage node, is a drain electrode, and one end of the sixth PMOS transistor, which is connected with the second bit line, is a source electrode.
Optionally, the first PMOS transistor and the third PMOS transistor have the same structure, the second PMOS transistor and the fourth PMOS transistor have the same structure, and the transistor size of the first PMOS transistor/the third PMOS transistor is larger than that of the second PMOS transistor/the fourth PMOS transistor.
Optionally, the first double-gate PMOS transistor and the second double-gate PMOS transistor have the same structure, the first NMOS transistor and the second NMOS transistor have the same structure, and the first transmission transistor and the second transmission transistor have the same structure.
Optionally, the transistor size of the first/second double-gate PMOS transistor is larger than that of the first/second NMOS transistor.
Optionally, the transistor size of the first/second double-gate PMOS transistor is the same as the transistor size of the first/second NMOS transistor.
Optionally, the first bit line and the second bit line are complementary bit lines.
In order to solve the above technical problem, the technical solution of the present invention further provides an SRAM memory array, including:
a plurality of memory cells as described above, the memory cells arranged in rows and columns;
a plurality of bit lines and a plurality of word lines; wherein,
the memory cells in the same row share a word line, and the memory cells in the same column share a bit line.
Optionally, the word line is implemented by using polysilicon, and the bit line is implemented by using two aluminum layers.
The technical scheme of the invention at least comprises the following beneficial effects:
the SRAM memory cell of the technical scheme of the invention comprises: the bistable circuit is composed of a first double-gate PMOS transistor, a second double-gate PMOS transistor, a first NMOS transistor and a second NMOS transistor, wherein the first transmission transistor and the second transmission transistor are correspondingly connected with a first bit line and a second bit line; and further comprising: a compensation unit; the first double-gate PMOS transistor and the second double-gate PMOS transistor are used as pull-up transistors of corresponding storage nodes, and one grid electrode of each of the first double-gate PMOS transistor and the second double-gate PMOS transistor is controlled by a compensation node of the compensation unit. When the storage node is bombarded by charged particles and voltage mutation occurs, the compensation node of the compensation unit can maintain the level value of the compensation node, so that the dual-gate PMOS transistor can keep a half-on state (when the dual-gate PMOS transistor is in the half-on state, only one gate is turned on, the other gate is turned off, the same is applied below), the impacted storage node is charged in time, and the impacted storage node is enabled to recover the original level value. The SRAM memory cell of the technical scheme of the invention can avoid the single event reversal effect and has the radiation resistance.
In addition, the SRAM memory cell of the technical scheme of the invention only adds four MOS transistors compared with the SRAM memory cell of the prior art, has simple circuit design and small circuit area, and can save chips and reduce production cost.
Drawings
FIG. 1 is a schematic diagram of a prior art SRAM cell;
FIG. 2 is a schematic diagram of a waveform variation of a storage node when charged particles bombard a memory cell;
fig. 3 is a schematic structural diagram of an SRAM memory cell according to the present invention;
FIG. 4 is a schematic diagram illustrating a waveform change of a storage node when charged particles bombard an SRAM memory cell provided by the present invention.
Detailed Description
In order to make the objects, features and effects of the present invention more comprehensible, embodiments of the present invention are described in detail below with reference to the accompanying drawings.
In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention, but the present invention may be practiced otherwise than as specifically described and thus is not limited by the specific embodiments disclosed below.
An SRAM memory cell as shown in fig. 3 comprises: a first double-gate PMOS transistor MP0, a second double-gate PMOS transistor MP1, a first NMOS transistor MPD0, a second NMOS transistor MPD1, a first transmission transistor MPG0, a second transmission transistor MPG1 and a compensation unit m. The first transfer transistor MPG0 and the second transfer transistor MPG1 are NMOS transistors. Wherein:
the first gate of the first double-gate PMOS transistor MP0, the gate of the first NMOS transistor MPD0, the drain of the second double-gate PMOS transistor MP1, the drain of the second NMOS transistor MPD1, and the source of the second transfer transistor MPG1 are connected to form a first storage node N1. The drain of the second pass transistor MPG1 is connected to the bit line BL.
The first gate of the second double-gate PMOS transistor MP1, the gate of the second NMOS transistor MPD1, the drain of the first double-gate PMOS transistor MP0, the drain of the first NMOS transistor MPD0, and the source of the first transfer transistor MPG0 are connected to form a second storage node N0. The drain of the first pass transistor MPG0 is connected to a bit line BLB. Bit lines BL and BLB are complementary bit lines.
The gates of the first and second pass transistors MPG0 and MPG1 are connected to a word line WL.
The source of the first and second double-gate PMOS transistors MP0 and MP1 are connected to a power supply voltage VDD, and the source of the first and second NMOS transistors MPD0 and MPD1 are connected to a ground voltage VSS.
The compensation unit m has a first compensation node K1 and a second compensation node K0. The second gate of the first dual-gate PMOS transistor MP0 is connected to the first compensation node K1, and the second gate of the second dual-gate PMOS transistor MP1 is connected to the second compensation node K0. The compensation unit m is adapted to maintain level values of the first and second compensation nodes K1 and K2 when voltages of the first and second storage nodes N1 and N0 abruptly change.
The implementation form of the compensation unit m may be various, and with continuing reference to fig. 1, one implementation of the compensation unit m is:
the compensation unit m includes: a first PMOS transistor MKU1, a second PMOS transistor MKD1, a third PMOS transistor MKU0 and a fourth PMOS transistor MKD 0. The transistor size of the first PMOS transistor MKU1 is larger than that of the second PMOS transistor MKD1, and the transistor size of the third PMOS transistor MKU0 is larger than that of the fourth PMOS transistor MKD 0.
The gate of the first PMOS transistor MKU1, the drain of a third PMOS transistor MKU0, and the source of a fourth PMOS transistor MKD0 are connected to form the second compensation node K0, the drain of the fourth PMOS transistor MKD0 is connected to the word line WL, and the gate of the fourth PMOS transistor MKD0 is connected to the second storage node N0.
The gate of the third PMOS transistor MKU0, the drain MKU1 of the first PMOS transistor and the source of the second PMOS transistor MKD1 are connected to form the first compensation node K1, the drain of the second PMOS transistor MKD1 is connected to the word line WL, and the gate of the second PMOS transistor MKD1 is connected to the first storage node N1.
The source of the first and third PMOS transistors MKU1 and MKU0 are connected to the supply voltage VDD.
Compared with the prior art, the technical scheme of the invention adds the compensation unit to the original SRAM memory cell, and replaces the pull-up transistor of the SRAM memory cell in the prior art with a double-gate PMOS transistor (double gate PMOS).
In contrast to the conventional single-Gate MOS, the double-Gate MOS transistor has two independent Gate terminals (gates) in its channel, and according to its characteristics, the two Gate terminals of the double-Gate MOS transistor can be turned on or off simultaneously, or can operate independently, that is, the first Gate terminal is turned on and the other Gate terminal is turned off, so that the driving capability can be controlled variously. By simultaneously turning on two gate terminals, independently turning on one gate terminal or simultaneously turning off two gate terminals, the driving capability of the dual-gate MOS transistor can be more flexibly adjusted, and the method is applied to circuits of SRAM memory cells.
Let the logic state of the SRAM memory cell before being subjected to radiation be: the first storage node N1 is high, and the second storage node N0 is low. Then, the word line WL is low, the gate of the second PMOS transistor MKD1 is turned off, the gate of the fourth PMOS transistor MKD0 is turned on, the cross-coupling circuit formed by the first PMOS transistor MKU1 and the third PMOS transistor MKU0 makes the voltage at the compensation node K0 low, and the voltage at the compensation node K1 high; the first double-gate PMOS transistor MP0 is in a fully closed state (both gates are closed in the fully closed state, the same applies below), and the second double-gate PMOS transistor MP1 is in a fully open state (both gates are open in the fully open state, the same applies below).
When the SRAM memory cell is subjected to radiation, i.e., the first storage node N1 is impacted by charged particles, the voltage of the storage node N1 changes abruptly (from high level to low level) so that the level in the circuit changes as follows:
the level of the second storage node N0 starts to rise, and the word line WL remains low;
the gate of the second PMOS transistor MKD1 is turned on to start the voltage at the compensation node K1 to drop, but since the compensation unit m is set such that the driving capability of the first PMOS transistor MKU1 is greater than that of the second PMOS transistor MKD1, the voltage at the compensation node K1 is not instantly dropped, but is maintained at a high level for a while; accordingly, the low value of the compensation node K0 is maintained for a period of time.
During the holding time, since the second gate of the second dual-gate PMOS transistor MP1 is controlled by the voltage of the compensation node K0, the second dual-gate PMOS transistor MP1 can maintain at least a half-open state (possibly a fully-open state) during the period that the voltage of the compensation node K0 is maintained at a low level. Therefore, the second dual-gate PMOS transistor MP1 can still charge the storage node N1 when the storage node N1 is bombarded by the charged particles, so as to suppress the voltage drop at the storage node N1 and prevent the level change at the storage node N1. After the particle bombardment with dots is finished, the level value of the storage node N1 returns to the high level value again.
The waveform of the storage node N1 and the storage node N0 during the SRAM cell being bombarded by the dotted particles can be seen from FIG. 4. Therefore, the SRAM memory cell provided by the technical scheme of the invention can overcome the single event reversal effect and avoid the problem of memory failure of the memory cell when the memory cell is radiated.
Since the structures between the first double-gate PMOS transistor MP0, the second double-gate PMOS transistor MP1, the first NMOS transistor MPD0, the second NMOS transistor MPD1, the first transfer transistor MPG0, the second transfer transistor MPG1, the first PMOS transistor MKU1, the second PMOS transistor MKD1, the third PMOS transistor MKU0, and the fourth PMOS transistor MKD0 have mirroring properties, that is:
the first double-gate PMOS transistor MP0 and the second double-gate PMOS transistor MP1 have the same structure, the first NMOS transistor MPD0 and the second NMOS transistor MPD1 have the same structure, and the first transfer transistor MPG0 and the second transfer transistor MPG1 have the same structure.
The first PMOS transistor MKU1 and the third PMOS transistor MKU0 have the same structure, and the second PMOS transistor MKD1 and the fourth PMOS transistor MKD0 have the same structure.
Therefore, the above analysis is also applicable to the other side of the mirror structure (involving storage node N0 being subjected to charged particle bombardment).
It should be noted that:
the structure of the transfer transistor is not limited to the NMOS transistor, and it is understood that a PMOS transistor may be used as the switching transistor. In an embodiment of the pass transistor implemented by PMOS transistors, the first pass transistor MPG0 has a drain connected to the second storage node N0 and a source connected to the bit line BLB; the second pass transistor MPG1 has a drain connected to the first storage node N1 and a source connected to the bit line BL.
In addition, when designing, it can also be designed as follows: the transistor size of the first double-gate PMOS transistor MP0 is larger than that of the first NMOS transistor MPD0, and the transistor size of the second double-gate PMOS transistor MP1 is larger than that of the second NMOS transistor MPD 1.
Of course, the design is: it is also possible that the transistor size of the first double-gate PMOS transistor MP0 is the same as the transistor size of the first NMOS transistor MPD0, and the transistor size of the second double-gate PMOS transistor MP1 is the same as the transistor size of the second NMOS transistor MPD 1.
In addition, when the circuit is arranged otherwise, the driving capability of the pass transistor can be larger than that of the pull-up transistor, i.e. the transistor MPG0 of the first pass transistor can be larger than the size of the first double-gate PMOS transistor MP0, and the transistor MPG1 of the second pass transistor can be larger than the size of the second double-gate PMOS transistor MP 1.
Although the present invention has been described with reference to the preferred embodiments, it is not intended to limit the present invention, and those skilled in the art can make variations and modifications of the present invention without departing from the spirit and scope of the present invention by using the methods and technical contents disclosed above.
Claims (12)
1. An SRAM memory cell, comprising:
a first double-gate PMOS transistor, a second double-gate PMOS transistor, a first NMOS transistor, a second NMOS transistor, a first transmission transistor and a second transmission transistor; wherein,
the first grid electrode of the first double-grid PMOS transistor, the grid electrode of the first NMOS transistor, the drain electrode of the second double-grid PMOS transistor, the drain electrode of the second NMOS transistor and one electrode of the second transmission transistor are connected to form a first storage node, and the other electrode of the second transmission transistor is connected to a first bit line;
the first grid electrode of the second double-grid PMOS transistor, the grid electrode of the second NMOS transistor, the drain electrode of the first double-grid PMOS transistor, the drain electrode of the first NMOS transistor and one electrode of the first transmission transistor are connected to form a second storage node, and the other electrode of the first transmission transistor is connected to a second bit line;
the control electrodes of the first transmission transistor and the second transmission transistor are connected to a word line, the source electrode of the first double-gate PMOS transistor and the source electrode of the second double-gate PMOS transistor are connected to a first voltage, and the source electrode of the first NMOS transistor and the source electrode of the second NMOS transistor are connected to a second voltage;
the SRAM memory cell further comprises: a compensation unit; the compensation unit is provided with a first compensation node and a second compensation node, the second grid electrode of the first double-grid PMOS transistor is connected to the first compensation node, the second grid electrode of the second double-grid PMOS transistor is connected to the second compensation node, and the compensation unit is suitable for maintaining the level values of the first compensation node and the second compensation node when the voltages of the first storage node and the second storage node suddenly change.
2. The SRAM memory cell of claim 1, wherein the compensation cell comprises: a first PMOS transistor, a second PMOS transistor, a third PMOS transistor and a fourth PMOS transistor; wherein,
a gate of the first PMOS transistor, a drain of a third PMOS transistor, and a source of a fourth PMOS transistor are connected to form the second compensation node, the drain of the fourth PMOS transistor is connected to the word line, and the gate of the fourth PMOS transistor is connected to the second storage node;
a gate of the third PMOS transistor, a drain of the first PMOS transistor, and a source of the second PMOS transistor are connected to form the first compensation node, a drain of the second PMOS transistor is connected to the word line, and a gate of the second PMOS transistor is connected to the first storage node;
the source of the first PMOS transistor and the source of the third PMOS transistor are connected to the first voltage.
3. The SRAM memory cell of claim 1 or 2, wherein the first voltage is a supply voltage and the second voltage is a ground voltage.
4. The SRAM memory cell of claim 1 or 2, wherein the first pass transistor is a third NMOS transistor and the second pass transistor is a fourth NMOS transistor;
the end of the third NMOS transistor, which is connected with the second storage node, is a source electrode, and the end of the third NMOS transistor, which is connected with the first bit line, is a drain electrode; and one end of the fourth NMOS transistor, which is connected with the first storage node, is a source electrode, and one end of the fourth NMOS transistor, which is connected with the second bit line, is a drain electrode.
5. The SRAM memory cell of claim 1 or 2, wherein the first pass transistor is a fifth PMOS transistor and the second pass transistor is a sixth PMOS transistor;
one end of the fifth PMOS transistor, which is connected with the second storage node, is a drain electrode, and the other end of the fifth PMOS transistor, which is connected with the first bit line, is a source electrode; and one end of the sixth PMOS transistor, which is connected with the first storage node, is a drain electrode, and one end of the sixth PMOS transistor, which is connected with the second bit line, is a source electrode.
6. The SRAM memory cell of claim 2, wherein the first PMOS transistor is structurally identical to a third PMOS transistor, the second PMOS transistor is structurally identical to a fourth PMOS transistor, and a transistor size of the first/third PMOS transistors is larger than a transistor size of the second/fourth PMOS transistors.
7. The SRAM memory cell of claim 1, wherein the first double-gate PMOS transistor is structurally identical to the second double-gate PMOS transistor, the first NMOS transistor is structurally identical to the second NMOS transistor, and the first pass transistor is structurally identical to the second pass transistor.
8. The SRAM memory cell of claim 1 or 7, wherein the transistor size of the first/second double-gate PMOS transistors is larger than the transistor size of the first/second NMOS transistors.
9. The SRAM memory cell of claim 1 or 7, wherein the transistor size of the first/second double-gate PMOS transistors is the same as the transistor size of the first/second NMOS transistors.
10. The SRAM memory cell of claim 1, wherein the first bit line and the second bit line are complementary bit lines to each other.
11. An SRAM memory array, comprising:
a plurality of memory cells according to any one of claims 1 to 10, arranged in rows and columns;
a plurality of bit lines and a plurality of word lines; wherein,
the memory cells in the same row share a word line, and the memory cells in the same column share a bit line.
12. The SRAM memory array of claim 11, wherein the word lines are implemented using polysilicon and the bit lines are implemented using dual aluminum.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410235550.1A CN105225690B (en) | 2014-05-29 | 2014-05-29 | SRAM memory cell and storage array |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410235550.1A CN105225690B (en) | 2014-05-29 | 2014-05-29 | SRAM memory cell and storage array |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105225690A true CN105225690A (en) | 2016-01-06 |
| CN105225690B CN105225690B (en) | 2018-01-26 |
Family
ID=54994591
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410235550.1A Active CN105225690B (en) | 2014-05-29 | 2014-05-29 | SRAM memory cell and storage array |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105225690B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106847333A (en) * | 2017-01-13 | 2017-06-13 | 青岛朗思信息科技有限公司 | A kind of new anti-single particle SRAM bit cell |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7681628B2 (en) * | 2006-04-12 | 2010-03-23 | International Business Machines Corporation | Dynamic control of back gate bias in a FinFET SRAM cell |
| CN102290097A (en) * | 2011-06-09 | 2011-12-21 | 中国科学院声学研究所 | Static random access memory (SRAM) |
| CN102723109A (en) * | 2012-06-29 | 2012-10-10 | 西安交通大学 | Novel static random access memory (SRAM) storage unit preventing single particle from turning |
| CN103201797A (en) * | 2010-11-04 | 2013-07-10 | 高通股份有限公司 | Stable SRAM bitcell design utilizing independent gate FinFET |
| CN203276858U (en) * | 2013-06-06 | 2013-11-06 | 中国科学院微电子研究所 | A kind of SRAM memory |
-
2014
- 2014-05-29 CN CN201410235550.1A patent/CN105225690B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7681628B2 (en) * | 2006-04-12 | 2010-03-23 | International Business Machines Corporation | Dynamic control of back gate bias in a FinFET SRAM cell |
| CN103201797A (en) * | 2010-11-04 | 2013-07-10 | 高通股份有限公司 | Stable SRAM bitcell design utilizing independent gate FinFET |
| CN102290097A (en) * | 2011-06-09 | 2011-12-21 | 中国科学院声学研究所 | Static random access memory (SRAM) |
| CN102723109A (en) * | 2012-06-29 | 2012-10-10 | 西安交通大学 | Novel static random access memory (SRAM) storage unit preventing single particle from turning |
| CN203276858U (en) * | 2013-06-06 | 2013-11-06 | 中国科学院微电子研究所 | A kind of SRAM memory |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106847333A (en) * | 2017-01-13 | 2017-06-13 | 青岛朗思信息科技有限公司 | A kind of new anti-single particle SRAM bit cell |
| CN106847333B (en) * | 2017-01-13 | 2019-08-16 | 青岛专用集成电路设计工程技术研究中心 | A kind of novel anti-single particle SRAM bit cell |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105225690B (en) | 2018-01-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10510400B2 (en) | Semiconductor storage device | |
| US10217510B2 (en) | Tunable negative bitline write assist and boost attenuation circuit | |
| US10818327B2 (en) | Memory circuit and method of operating same | |
| US20080192527A1 (en) | Semiconductor memory device and control method thereof | |
| US10134467B2 (en) | Semiconductor memory with data line capacitive coupling | |
| TWI876351B (en) | Memory driver, memory system, and operating method of operating memory array | |
| US9496026B1 (en) | Memory device with stable writing and/or reading operation | |
| US8363454B2 (en) | SRAM bit cell | |
| US10276578B2 (en) | Dynamic oxide semiconductor random access memory(DOSRAM) having a capacitor electrically connected to the random access memory (SRAM) | |
| CN105448324B (en) | SRAM memory cell and storage array | |
| CN105225690B (en) | SRAM memory cell and storage array | |
| CN105336364B (en) | SRAM memory cell, storage array and memory | |
| CN105206298B (en) | SRAM memory cell, storage array and memory | |
| US9378806B2 (en) | Boosting voltage level | |
| US9564208B2 (en) | Low power radiation hardened memory cell | |
| CN105336363B (en) | SRAM memory cell, storage array and memory | |
| US20250166698A1 (en) | Memory device, write assist circuit, and method | |
| US11682453B2 (en) | Word line pulse width control circuit in static random access memory | |
| US8913421B2 (en) | Writing to a memory cell |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190313 Address after: 101399 Building 8-07, Ronghui Garden 6, Shunyi Airport Economic Core Area, Beijing Patentee after: Xin Xin finance leasing (Beijing) Co.,Ltd. Address before: 201203 Shanghai Pudong New Area Pudong Zhangjiang hi tech park, 2288 Chong Nong Road, exhibition center, 1 building. Patentee before: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20160106 Assignee: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd. Assignor: Xin Xin finance leasing (Beijing) Co.,Ltd. Contract record no.: X2021110000008 Denomination of invention: SRAM storage unit and storage array Granted publication date: 20180126 License type: Exclusive License Record date: 20210317 |
|
| EE01 | Entry into force of recordation of patent licensing contract | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20221020 Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech park, Spreadtrum Center Building 1, Lane 2288 Patentee after: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd. Address before: 101399 Building 8-07, Ronghui Garden 6, Shunyi Airport Economic Core Area, Beijing Patentee before: Xin Xin finance leasing (Beijing) Co.,Ltd. |
|
| TR01 | Transfer of patent right |