CN104810280A - Semiconductor device manufacturing method - Google Patents
Semiconductor device manufacturing method Download PDFInfo
- Publication number
- CN104810280A CN104810280A CN201410040684.8A CN201410040684A CN104810280A CN 104810280 A CN104810280 A CN 104810280A CN 201410040684 A CN201410040684 A CN 201410040684A CN 104810280 A CN104810280 A CN 104810280A
- Authority
- CN
- China
- Prior art keywords
- semiconductor device
- hydrogen
- manufacturing
- annealing process
- hydrogen annealing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
本发明公开了一种半导体器件的制造方法,包括如下步骤:对半导体器件的衬底采用前段工艺,其中,所述前段工艺是制造半导体器件需要对衬底采用的工艺的集合;对经前段工艺处理的衬底采用第一次氢气退火工艺。本发明的半导体器件的制造方法,减小了悬挂键的密度,提高了半导体器件的质量。
The invention discloses a method for manufacturing a semiconductor device, comprising the following steps: adopting a front-end process for a substrate of a semiconductor device, wherein the front-end process is a collection of processes required for manufacturing a semiconductor device; Treated substrates are subjected to the first hydrogen annealing process. The manufacturing method of the semiconductor device of the invention reduces the density of dangling bonds and improves the quality of the semiconductor device.
Description
技术领域technical field
本发明涉及半导体器件领域,特别涉及一种半导体器件的制造方法。The invention relates to the field of semiconductor devices, in particular to a method for manufacturing a semiconductor device.
背景技术Background technique
半导体器件制造是在半导体衬底上制作集成元件并将集成元件连接。常用的半导体衬底材料有硅、锗等单晶体以及氮化镓等化合物半导体;其中单晶硅是最常用的半导体衬底材料。Semiconductor device manufacturing is to fabricate integrated components on semiconductor substrates and connect integrated components. Commonly used semiconductor substrate materials include single crystals such as silicon and germanium, and compound semiconductors such as gallium nitride; among them, single crystal silicon is the most commonly used semiconductor substrate material.
半导体器件的制造方法包括前段工艺和后段工艺。前段工艺是制造半导体器件需要对衬底采用的工艺的集合;主要包括在衬底上定义工作区和场区的工艺,制作N型掺杂区、P型掺杂区和接触孔等结构的工艺。后段工艺包括制作金属层的金属层工艺,其中金属层包括金属互连结构,通过金属互连结构将集成元件连接。对于功能复杂的半导体器件,金属层包括多层金属互连结构,相邻层的金属互连结构之间通过氧化硅绝缘,同层的金属互连结构内通过氧化硅绝缘。后段工艺还包括金属层工艺之后的各工序,如制作钝化层的钝化层工艺,其中钝化层主要用于半导体器件的保护,钝化层结构一般是包括氧化硅膜层和氮化硅膜层的叠加层。A manufacturing method of a semiconductor device includes a front-end process and a back-end process. The front-end process is a collection of processes required for the substrate to manufacture semiconductor devices; it mainly includes the process of defining the working area and field area on the substrate, and the process of making structures such as N-type doped regions, P-type doped regions, and contact holes. . The backend process includes a metal layer process for fabricating a metal layer, wherein the metal layer includes a metal interconnection structure through which the integrated components are connected. For semiconductor devices with complex functions, the metal layer includes a multi-layer metal interconnection structure, the metal interconnection structures of adjacent layers are insulated by silicon oxide, and the metal interconnection structures of the same layer are insulated by silicon oxide. The post-stage process also includes various processes after the metal layer process, such as the passivation layer process for making a passivation layer, where the passivation layer is mainly used for the protection of semiconductor devices, and the passivation layer structure generally includes silicon oxide film and nitride Overlay of silicon film layers.
现实工艺中,在衬底的表面存在大量的悬挂键,所谓悬挂键就是未饱和的离子键(没有与氧原子或其它原子结合的价键)。悬挂键对半导体器件有多方面的坏影响,如影响半导体器件的精度,影响半导体器件的可靠性等。为减小衬底表面的悬挂键的密度,最常用的方法就是采用氢气退火工艺,让一些氢原子通过高温扩散到达衬底的表面并与悬挂键结合,从而达到减小半导体衬底表面的悬挂键密度的目的。现有技术中氢气退火工艺都是在钝化层工艺之后实施,其高温工艺对金属与衬底的结合(即合金化)也有一定的作用,所以现有技术中的氢气退火工艺也称之为合金工艺。In the actual process, there are a large number of dangling bonds on the surface of the substrate. The so-called dangling bonds are unsaturated ionic bonds (no valence bonds with oxygen atoms or other atoms). The dangling bond has many adverse effects on the semiconductor device, such as affecting the accuracy of the semiconductor device, affecting the reliability of the semiconductor device, and the like. In order to reduce the density of dangling bonds on the surface of the substrate, the most commonly used method is to use hydrogen annealing process to allow some hydrogen atoms to reach the surface of the substrate through high temperature diffusion and combine with dangling bonds, thereby reducing the dangling bonds on the surface of the semiconductor substrate. The purpose of bond density. In the prior art, the hydrogen annealing process is implemented after the passivation layer process, and its high-temperature process also has a certain effect on the combination (that is, alloying) of the metal and the substrate, so the hydrogen annealing process in the prior art is also called alloy process.
氢原子可以扩散渗入氧化硅并在其中扩散运动,但不能扩散穿透钝化层结构中的氮化硅膜层,也不能扩散穿透金属层。对于钝化层中包含有氮化硅膜层的半导体器件而言,因为钝化层是大面积覆盖在半导体器件表面、只在设定位置打开若干个小尺寸的(比如90微米×90微米)的窗口的膜层,而窗口区域的表层为金属层结构,所以在钝化层之后执行氢气退火工艺,氢气退火工艺中的氢原子不能扩散穿透表层结构(窗口区域为金属层,窗口之外的区域为钝化层)到达衬底的表面。钝化层之后的氢气退火工艺,其减小衬底表面的悬挂键密度的主要机理在于驱使氮化硅膜层中的氢原子渗入氧化硅并扩散至衬底表面与悬挂键结合,氮化硅膜层中的氢原子是在氮化硅膜层的化学气相淀积生长工艺中残留在膜层中的。但是,这种机制产生的氢原子与衬底表面的悬挂键结合的充分度并不高,导致现有技术的钝化层中包含有氮化硅膜层的半导体器件不能达到高精度、高可靠性的半导体器件要求。如果为了提高消除悬挂键的程度而不采用保护效果优越的包含氮化硅膜层的钝化层,将导致对半导体器件保护不足。Hydrogen atoms can diffuse into silicon oxide and move in it, but they cannot diffuse through the silicon nitride film layer in the passivation layer structure, nor can they diffuse through the metal layer. For semiconductor devices with a silicon nitride film layer in the passivation layer, because the passivation layer covers a large area on the surface of the semiconductor device and only opens several small dimensions (such as 90 microns × 90 microns) at the set position The film layer of the window, and the surface layer of the window area is a metal layer structure, so the hydrogen annealing process is performed after the passivation layer, and the hydrogen atoms in the hydrogen annealing process cannot diffuse through the surface layer structure (the window area is a metal layer, outside the window The area of the passivation layer) reaches the surface of the substrate. The main mechanism of the hydrogen annealing process after the passivation layer to reduce the dangling bond density on the substrate surface is to drive the hydrogen atoms in the silicon nitride film layer to penetrate into the silicon oxide and diffuse to the substrate surface to combine with the dangling bonds. The hydrogen atoms in the film layer are left in the film layer during the chemical vapor deposition growth process of the silicon nitride film layer. However, the sufficiency of the hydrogen atoms produced by this mechanism to bond with the dangling bonds on the substrate surface is not high, resulting in the failure of semiconductor devices containing silicon nitride film layers in the passivation layer of the prior art to achieve high precision and high reliability. Sexual semiconductor device requirements. If a passivation layer including a silicon nitride film layer with superior protection effect is not used in order to improve the degree of eliminating dangling bonds, it will result in insufficient protection of the semiconductor device.
发明内容Contents of the invention
本发明提供了一种半导体器件的制造方法,减小了悬挂键的密度,提高了半导体器件的质量。The invention provides a manufacturing method of a semiconductor device, which reduces the density of dangling bonds and improves the quality of the semiconductor device.
为达到上述目的,本发明提供以下技术方案:To achieve the above object, the present invention provides the following technical solutions:
一种半导体器件的制造方法,包括如下步骤:A method for manufacturing a semiconductor device, comprising the steps of:
对半导体器件的衬底采用前段工艺,其中,所述前段工艺是制造半导体器件需要对衬底采用的工艺的集合;Using a front-end process for the substrate of the semiconductor device, wherein the front-end process is a collection of processes that need to be used on the substrate to manufacture the semiconductor device;
对经前段工艺处理的衬底采用第一次氢气退火工艺。The first hydrogen annealing process is adopted for the substrate processed by the previous process.
优选的,所述半导体器件的制造方法还包括如下步骤:Preferably, the manufacturing method of the semiconductor device also includes the following steps:
在经第一次氢气退火工艺处理的衬底上形成金属层,其中,金属层包括金属互连结构和金属互连结构之外的氧化硅;forming a metal layer on the substrate treated by the first hydrogen annealing process, wherein the metal layer includes a metal interconnection structure and silicon oxide other than the metal interconnection structure;
对包括金属层的衬底采用第二次氢气退火工艺。A second hydrogen annealing process is applied to the substrate including the metal layer.
优选的,所述半导体器件的制造方法还包括如下步骤:Preferably, the manufacturing method of the semiconductor device also includes the following steps:
在经第二次氢气退火工艺处理的包括金属层的衬底上形成钝化层;forming a passivation layer on the substrate including the metal layer treated by the second hydrogen annealing process;
对包括钝化层和金属层的衬底采用第三次氢气退火工艺。A third hydrogen annealing process is applied to the substrate including the passivation layer and the metal layer.
优选的,所述第一次氢气退火工艺的工艺温度是200~700摄氏度,所述第一次氢气退火工艺的气体是氢气或氢气和与其不反应的惰性气体的混合气体。Preferably, the process temperature of the first hydrogen annealing process is 200-700 degrees Celsius, and the gas of the first hydrogen annealing process is hydrogen or a mixed gas of hydrogen and an inert gas that does not react with it.
优选的,第二次氢气退火工艺的工艺温度是200~475摄氏度,第二次氢气退火工艺的气体是氢气或氢气和与其不反应的惰性气体的混合气体。Preferably, the process temperature of the second hydrogen annealing process is 200-475 degrees Celsius, and the gas used in the second hydrogen annealing process is hydrogen or a mixed gas of hydrogen and an inert gas that does not react with it.
优选的,第三次氢气退火工艺的工艺温度是200~475摄氏度,第三次氢气退火工艺的气体是氢气或氢气和与其不反应的惰性气体的混合气体。Preferably, the process temperature of the third hydrogen annealing process is 200-475 degrees Celsius, and the gas used in the third hydrogen annealing process is hydrogen or a mixed gas of hydrogen and an inert gas that does not react with it.
优选的,所述金属层包括一层金属互连结构,金属互连结构内通过氧化硅绝缘。Preferably, the metal layer includes a layer of metal interconnection structure, and the metal interconnection structure is insulated by silicon oxide.
优选的,所述金属层包括多层金属互连结构,相邻层的金属互连结构之间通过氧化硅绝缘,同层的金属互连结构内通过氧化硅绝缘。Preferably, the metal layer includes a multi-layer metal interconnection structure, the metal interconnection structures of adjacent layers are insulated by silicon oxide, and the metal interconnection structures of the same layer are insulated by silicon oxide.
优选的,所述钝化层是包括氧化硅膜层和氮化硅膜层的叠加层。Preferably, the passivation layer is a stacked layer comprising a silicon oxide film layer and a silicon nitride film layer.
优选的,所述前段工艺包括但不限于在衬底上定义工作区和场区的工艺,制作N型掺杂区、P型掺杂区和接触孔的工艺。Preferably, the front-end process includes but not limited to the process of defining the working area and the field area on the substrate, and the process of manufacturing N-type doped regions, P-type doped regions and contact holes.
本发明提供的半导体器件的制造方法,在对衬底采用前段工艺以后,直接对经前段工艺处理的衬底采用第一次氢气退火工艺,第一次氢气退火工艺中的氢原子没有任何阻挡,可以很容易到达衬底的表面并与衬底表面的悬挂键结合,减小了悬挂键的密度,提高了半导体器件的质量。In the manufacturing method of the semiconductor device provided by the present invention, after adopting the front-stage process to the substrate, the first-time hydrogen annealing process is directly applied to the substrate treated by the previous-stage process, and the hydrogen atoms in the first-time hydrogen annealing process do not have any barriers, It can easily reach the surface of the substrate and combine with the dangling bonds on the surface of the substrate, reducing the density of the dangling bonds and improving the quality of semiconductor devices.
附图说明Description of drawings
图1为本发明的半导体器件的制造方法的第一个实施例的流程图;Fig. 1 is the flowchart of the first embodiment of the manufacturing method of semiconductor device of the present invention;
图2为本发明的半导体器件的制造方法的第二个实施例的流程图;Fig. 2 is the flowchart of the second embodiment of the manufacturing method of semiconductor device of the present invention;
图3为本发明的半导体器件的制造方法的第三个实施例的流程图。FIG. 3 is a flowchart of a third embodiment of the method of manufacturing a semiconductor device of the present invention.
具体实施方式Detailed ways
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.
本发明的第一个实施例的半导体器件的制造方法,如图1所示,包括如下步骤:The manufacturing method of the semiconductor device of first embodiment of the present invention, as shown in Figure 1, comprises the steps:
步骤101:对半导体器件的衬底采用前段工艺,其中,前段工艺是制造半导体器件需要对衬底采用的工艺的集合;Step 101: Applying a front-end process to the substrate of the semiconductor device, wherein the front-end process is a collection of processes that need to be used on the substrate to manufacture the semiconductor device;
步骤102:对经前段工艺处理的衬底采用第一次氢气退火工艺。Step 102: Applying the first hydrogen annealing process to the substrate treated by the previous process.
本实施例的半导体器件的制造方法,在对衬底采用前段工艺以后,直接对经前段工艺处理的衬底采用第一次氢气退火工艺,第一次氢气退火工艺中的氢原子没有任何阻挡,可以很容易到达衬底的表面并与衬底表面的悬挂键结合,减小了悬挂键的密度,提高了半导体器件的质量。In the manufacturing method of the semiconductor device of this embodiment, after the substrate is subjected to the previous stage process, the first hydrogen annealing process is directly applied to the substrate processed by the previous stage process, and the hydrogen atoms in the first hydrogen annealing process are not blocked by any means. It can easily reach the surface of the substrate and combine with the dangling bonds on the surface of the substrate, reducing the density of the dangling bonds and improving the quality of semiconductor devices.
本发明的第二个实施例的半导体器件的制造方法,如图2所示,在第一个实施例的步骤102之后,还包括如下步骤:The manufacturing method of the semiconductor device of the second embodiment of the present invention, as shown in Figure 2, after the step 102 of the first embodiment, also includes the following steps:
步骤201:在经第一次氢气退火工艺处理的衬底上形成金属层,其中,金属层包括金属互连结构和金属互连结构之外的氧化硅;Step 201: forming a metal layer on the substrate treated by the first hydrogen annealing process, wherein the metal layer includes a metal interconnection structure and silicon oxide other than the metal interconnection structure;
步骤202:对形成有金属层的衬底采用第二次氢气退火工艺。Step 202: Applying a second hydrogen annealing process to the substrate formed with the metal layer.
对包括金属层的衬底采用第二次氢气退火工艺,金属层包括金属互连结构和金属互连结构之外的氧化硅,第二次氢气退火工艺氢原子可以渗入金属互连结构之外的氧化硅并扩散至衬底表面与悬挂键结合,进一步减小了悬挂键的密度,提高了半导体器件的质量。The second hydrogen annealing process is adopted for the substrate including the metal layer. The metal layer includes the metal interconnection structure and the silicon oxide outside the metal interconnection structure. The second hydrogen annealing process can penetrate the hydrogen atoms outside the metal interconnection structure. Silicon oxide is diffused to the surface of the substrate and combined with dangling bonds, which further reduces the density of dangling bonds and improves the quality of semiconductor devices.
本发明的第三个实施例的半导体器件的制造方法,如图3所示,在第二个实施例的步骤201之后,还包括如下步骤:The manufacturing method of the semiconductor device of the third embodiment of the present invention, as shown in Figure 3, after the step 201 of the second embodiment, also includes the following steps:
步骤301:在经第二次氢气退火工艺处理的包括金属层的衬底上形成钝化层;Step 301: forming a passivation layer on the substrate including the metal layer treated by the second hydrogen annealing process;
步骤302:对包括钝化层和金属层的衬底采用第三次氢气退火工艺。Step 302: Apply a third hydrogen annealing process to the substrate including the passivation layer and the metal layer.
第三次氢气退火工艺使得金属与衬底的更好地结合。The third hydrogen annealing process results in better bonding of the metal to the substrate.
具体地,在步骤102中的第一次氢气退火工艺的工艺温度是200~700摄氏度,第一次氢气退火工艺的气体是氢气或氢气和与其不反应的惰性气体的混合气体。第一次氢气退火工艺中可以采用较高的温度,以提高第一次氢气退火工艺的氢原子渗入氧化硅并扩散至衬底表面与悬挂键结合的比率,进一步减小了悬挂键的密度,提高了半导体器件的质量。Specifically, the process temperature of the first hydrogen annealing process in step 102 is 200-700 degrees Celsius, and the gas used in the first hydrogen annealing process is hydrogen or a mixed gas of hydrogen and an inert gas that does not react with it. A higher temperature can be used in the first hydrogen annealing process to increase the ratio of hydrogen atoms in the first hydrogen annealing process penetrating into silicon oxide and diffusing to the substrate surface to bind with dangling bonds, further reducing the density of dangling bonds, The quality of semiconductor devices is improved.
具体地,在步骤202中的第二次氢气退火工艺的工艺温度是200~475摄氏度,第二次氢气退火工艺的气体是氢气或氢气和与其不反应的惰性气体的混合气体。考虑到金属层的熔点及高温对金属层的影响,第二次氢气退火工艺的工艺温度不能超过475摄氏度。Specifically, the process temperature of the second hydrogen annealing process in step 202 is 200-475 degrees Celsius, and the gas used in the second hydrogen annealing process is hydrogen or a mixed gas of hydrogen and an inert gas that does not react with it. Considering the melting point of the metal layer and the influence of high temperature on the metal layer, the process temperature of the second hydrogen annealing process cannot exceed 475 degrees Celsius.
具体地,在步骤302中的第三次氢气退火工艺的工艺温度是200~475摄氏度,第三次氢气退火工艺的气体是氢气或氢气和与其不反应的惰性气体的混合气体。Specifically, the process temperature of the third hydrogen annealing process in step 302 is 200-475 degrees Celsius, and the gas used in the third hydrogen annealing process is hydrogen or a mixed gas of hydrogen and an inert gas that does not react with it.
作为一种可选的方式,金属层包括一层金属互连结构,金属互连结构内通过氧化硅绝缘。As an optional manner, the metal layer includes a layer of metal interconnection structure, and the metal interconnection structure is insulated by silicon oxide.
作为一种可选的方式,金属层包括多层金属互连结构,相邻层的金属互连结构之间通过氧化硅绝缘,同层的金属互连结构内通过氧化硅绝缘。As an optional manner, the metal layer includes a multi-layer metal interconnection structure, the metal interconnection structures of adjacent layers are insulated by silicon oxide, and the metal interconnection structures of the same layer are insulated by silicon oxide.
作为一种优选的方式,钝化层是包括氧化硅膜层和氮化硅膜层的叠加层。在第三次氢气退火工艺中,氮化硅膜层中的氢原子渗入氧化硅并扩散至衬底表面与悬挂键结合,进一步减小了悬挂键的密度,提高了半导体器件的质量。As a preferred manner, the passivation layer is a stacked layer including a silicon oxide film layer and a silicon nitride film layer. In the third hydrogen annealing process, the hydrogen atoms in the silicon nitride film layer penetrate into the silicon oxide and diffuse to the substrate surface to combine with dangling bonds, further reducing the density of dangling bonds and improving the quality of semiconductor devices.
具体地,前段工艺包括但不限于在衬底上定义工作区和场区的工艺;制作N型掺杂区,P型掺杂区和接触孔的工艺。Specifically, the front-end process includes, but is not limited to, the process of defining the working area and the field area on the substrate; the process of manufacturing N-type doped regions, P-type doped regions and contact holes.
显然,本领域的技术人员可以对本发明实施例进行各种改动和变型而不脱离本发明的精神和范围。这样,倘若本发明的这些修改和变型属于本发明权利要求及其等同技术的范围之内,则本发明也意图包含这些改动和变型在内。Apparently, those skilled in the art can make various changes and modifications to the embodiments of the present invention without departing from the spirit and scope of the present invention. Thus, if these modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalent technologies, the present invention also intends to include these modifications and variations.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410040684.8A CN104810280A (en) | 2014-01-27 | 2014-01-27 | Semiconductor device manufacturing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410040684.8A CN104810280A (en) | 2014-01-27 | 2014-01-27 | Semiconductor device manufacturing method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104810280A true CN104810280A (en) | 2015-07-29 |
Family
ID=53695011
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410040684.8A Pending CN104810280A (en) | 2014-01-27 | 2014-01-27 | Semiconductor device manufacturing method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104810280A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106531649A (en) * | 2016-12-19 | 2017-03-22 | 武汉新芯集成电路制造有限公司 | Method for improving wafer bonding degree |
CN107665928A (en) * | 2017-09-22 | 2018-02-06 | 浙江晶科能源有限公司 | A method for surface passivation of crystalline silicon solar cells |
CN108400115A (en) * | 2017-02-04 | 2018-08-14 | 中芯国际集成电路制造(上海)有限公司 | A kind of semiconductor devices and its manufacturing method and electronic device |
CN108666222A (en) * | 2017-04-01 | 2018-10-16 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and fabrication method thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101038928A (en) * | 2006-03-13 | 2007-09-19 | 株式会社东芝 | Solid-state imaging device and method for manufacturing thereof |
US20090011583A1 (en) * | 2007-07-02 | 2009-01-08 | Samsung Electronics Co., Ltd. | Method of manufacturing a semiconductor device |
US20100224922A1 (en) * | 2009-03-05 | 2010-09-09 | Elpida Memory, Inc. | Semiconductor device and method of manufacturing the same |
CN101969041A (en) * | 2009-07-28 | 2011-02-09 | 联华电子股份有限公司 | Semiconductor Manufacturing Process |
CN102054783A (en) * | 2009-11-05 | 2011-05-11 | 上海华虹Nec电子有限公司 | Anneal manufacturing method of SONOS (silicon-oxide-nitride-oxide-silicon) flash memory device by using mixture gas of ND3 and N2 |
US20120142177A1 (en) * | 2010-12-03 | 2012-06-07 | Jee-Yong Kim | Methods of manufacturing a wiring structure and methods of manufacturing a semiconductor device |
-
2014
- 2014-01-27 CN CN201410040684.8A patent/CN104810280A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101038928A (en) * | 2006-03-13 | 2007-09-19 | 株式会社东芝 | Solid-state imaging device and method for manufacturing thereof |
US20090011583A1 (en) * | 2007-07-02 | 2009-01-08 | Samsung Electronics Co., Ltd. | Method of manufacturing a semiconductor device |
US20100224922A1 (en) * | 2009-03-05 | 2010-09-09 | Elpida Memory, Inc. | Semiconductor device and method of manufacturing the same |
CN101969041A (en) * | 2009-07-28 | 2011-02-09 | 联华电子股份有限公司 | Semiconductor Manufacturing Process |
CN102054783A (en) * | 2009-11-05 | 2011-05-11 | 上海华虹Nec电子有限公司 | Anneal manufacturing method of SONOS (silicon-oxide-nitride-oxide-silicon) flash memory device by using mixture gas of ND3 and N2 |
US20120142177A1 (en) * | 2010-12-03 | 2012-06-07 | Jee-Yong Kim | Methods of manufacturing a wiring structure and methods of manufacturing a semiconductor device |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106531649A (en) * | 2016-12-19 | 2017-03-22 | 武汉新芯集成电路制造有限公司 | Method for improving wafer bonding degree |
CN106531649B (en) * | 2016-12-19 | 2019-05-03 | 武汉新芯集成电路制造有限公司 | A method to improve the degree of wafer bonding |
CN108400115A (en) * | 2017-02-04 | 2018-08-14 | 中芯国际集成电路制造(上海)有限公司 | A kind of semiconductor devices and its manufacturing method and electronic device |
CN108666222A (en) * | 2017-04-01 | 2018-10-16 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and fabrication method thereof |
CN107665928A (en) * | 2017-09-22 | 2018-02-06 | 浙江晶科能源有限公司 | A method for surface passivation of crystalline silicon solar cells |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102687247B (en) | N-type contact electrode comprising a group III nitride semiconductor, and method for forming same | |
TW201901963A (en) | Semiconductor component and method including superlattice as a gettering layer | |
US10355089B2 (en) | Semiconductor device and semiconductor device manufacturing method | |
EP2793265B1 (en) | Semiconductor device and manufacturing method | |
CN102804352B (en) | Wiring layer structure and manufacture method thereof | |
JP2016105502A (en) | Metal oxide semiconductor device and method of manufacturing semiconductor device | |
JP2009004736A5 (en) | ||
TWI553743B (en) | Semiconductor element and forming method thereof and method of forming transistor | |
JP6724685B2 (en) | Semiconductor device | |
KR100823648B1 (en) | Manufacturing Method of Semiconductor Device | |
CN104810280A (en) | Semiconductor device manufacturing method | |
CN107785251B (en) | Barrier layer formation using heat treatment | |
CN103636001A (en) | Gold-free ohmic contacts | |
WO2018205692A1 (en) | Thin-film transistor and manufacturing method therefor, array substrate, and display device | |
CN111354717A (en) | Monolithic three-dimensional integrated circuit including a heat shield stack and method of manufacturing the same | |
WO2013129572A1 (en) | Composite substrate | |
TW201021124A (en) | Passivation of etched semiconductor structures | |
WO2020000379A1 (en) | Semiconductor structure and method for forming same | |
US9184288B2 (en) | Semiconductor structures with bridging films and methods of fabrication | |
WO2016169162A1 (en) | Method for manufacture of array substrate, array substrate, and display device | |
JP5482441B2 (en) | Method for manufacturing compound semiconductor device | |
WO2019085096A1 (en) | Method for manufacturing flexible oled display panel, and flexible oled display panel | |
JPWO2013069729A1 (en) | Semiconductor device and manufacturing method thereof | |
WO2020000376A1 (en) | Semiconductor structure and forming method therefor | |
CN112567521A (en) | Semiconductor structure and forming method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
EXSB | Decision made by sipo to initiate substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150729 |
|
RJ01 | Rejection of invention patent application after publication |