CN104734838A - Method, system and switching matrix for synchronizing data - Google Patents
Method, system and switching matrix for synchronizing data Download PDFInfo
- Publication number
- CN104734838A CN104734838A CN201310714061.XA CN201310714061A CN104734838A CN 104734838 A CN104734838 A CN 104734838A CN 201310714061 A CN201310714061 A CN 201310714061A CN 104734838 A CN104734838 A CN 104734838A
- Authority
- CN
- China
- Prior art keywords
- port
- packet
- sync packet
- sync
- address information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
- Small-Scale Networks (AREA)
Abstract
The invention belongs to communication technologies, and provides a method, system and switching matrix for synchronizing data. The method comprises the steps that after a first port sends a data package to a second port, the first port sends synchronizing information to a third port to inform the third port to synchronize data; the third port generates a synchronizing package according to the synchronizing information, and sends the synchronizing package to the first port, wherein the synchronizing package comprises the source address information of the first port, the destination address information of the second port and the destination address information of the third port; the first port sends the synchronizing package to the second port according to the destination address information of the synchronizing package; the second port receives the synchronizing package, responds to the synchronizing package, and sends the data package to the third port. After a receiving port receives the data package, a later synchronizing package requesting data synchronization can be processed, accuracy and consistency of data synchronization are improved, and data synchronization errors are avoided.
Description
Technical field
The invention belongs to the communication technology, particularly relate to a kind of method of synchrodata, system and switching matrix.
Background technology
Current electronic equipment all depends on data communication, need data communication, and inside single integrated circuit equipment, difference in functionality module also needs data communication between the multiple integrated circuits on circuit board, and stability and the high efficiency of therefore data communication are most important.
When realizing data syn-chronization in prior art, pass through switch fabric architecture, each synchronous event can define a bag, bag in event from sender there store or buffer memory in the structure, as Fig. 1, a construction of switch 10 is provided, and the port be coupling in construction of switch, port one 1 sends a bag to port one 2, port one 1 also sends a bag to port one 3 simultaneously, and when port one 2 busy, bag stores in the architecture 10 & apos, and the bag sent from port one 1 to port one 3 successfully will be received by port one 3, can not stop by the bag that sends to port one 2 from port one 1.But the shortcoming of this structure is: will get clogged when port one 2 receives the bag sent from multiple port, as port one 4 also sends a bag to port one 2, simultaneously, port one 4 notifies that port one 1 wraps in port one 2, if port one 1 is to port one 2 request msg, and the bag that port one 4 sends also is buffered in construction of switch 10, now port one 2 only can return the data of mistake to port one 1.This mode cannot solve the consistency of data, causes data synchronization errors.
Summary of the invention
Whether the object of the embodiment of the present invention is to provide a kind of method of synchrodata, system and switching matrix, be intended to solve cannot obtain primary data in prior art before data syn-chronization and upgrade, and causes the problem that cannot receive latest data.
Embodiments provide a kind of method of synchrodata, described method comprises:
After the first port sends packet to the second port, described first port sends synchronizing information to the 3rd port, notifies described 3rd port synchrodata;
According to described synchronizing information, described 3rd port produces sync packet, and send described sync packet to described first port, described sync packet comprises described first port source address information, and the second port, the 3rd port destination-address information;
According to the destination-address information of described sync packet, described first port sends described sync packet to described second port;
Sync packet described in described second port accepts, responds described sync packet, and sends described packet to described 3rd port.
Another object of the present invention is to the system providing a kind of synchrodata, described system comprises:
Trigger element, for after the first port sends packet to the second port, described first port sends synchronizing information to the 3rd port, notifies described 3rd port synchrodata;
Produce sync packet unit, for according to described synchronizing information, described 3rd port produces sync packet, sends described sync packet to described first port, described sync packet comprises described first port source address information, and the second port, the 3rd port destination-address information;
Transmitting element, for the destination-address information according to described sync packet, described first port sends described sync packet to described second port;
Response unit, for sync packet described in described second port accepts, responds described sync packet, and sends described packet to described 3rd port.
An also object of the present invention there are provided a kind of switching matrix, it is characterized in that, described switching matrix comprises a switch matrix, and multiple data syn-chronization port being coupled to switch matrix, and described port comprises the inbound queue transmitting or respond sync packet and the departures queue producing sync packet;
Described switch matrix, connects for being formed between given two ports, and it is arranged to send out in row of standing in line and is positioned at primary bag;
In described data syn-chronization port, comprising: as the port sent, for producing packet in departures queue, being sent to as after the port received, sending synchronizing information extremely as synchronous port;
As synchronous port, for receive as send port send the synchronizing information of packet after, in departures queue, producing sync packet, being sent to the described port as sending, be sent to via the departures queue as the port sent and obtain packet as the port received;
As the port received, being positioned at primary bag for priority treatment in inbound queue, after receiving packet, the described sync packet via sending as the port sent being responded, in its departures queue, produce respond packet, be sent to described as synchronous port.
The method of the synchrodata that the embodiment of the present invention provides, system and switching matrix, by producing a sync packet as synchronous port, the address information of destination port is contained in sync packet, according to address information, sync packet is sent to the port of receives data packets by the port of original Packet Generation, make the to call request sync packet of synchrodata and packet transmits in same group of port, and between two same ports processing instruction maintenance order, namely only have after receiving packet as the port received, just can process the sync packet of request synchrodata below, improve the accuracy of data syn-chronization, consistency, prevent factor data bag buffer memory, the problem of the data synchronization errors that the problems such as obstruction cause.
Accompanying drawing explanation
Fig. 1 is the structure chart of synchrodata in prior art of the present invention;
Fig. 2 is the method flow diagram of the synchrodata that the embodiment of the present invention provides;
Fig. 3 is the systematic schematic diagram of the synchrodata that the embodiment of the present invention provides;
Fig. 4 is the structure chart of the switching matrix that the embodiment of the present invention provides;
Fig. 5 is the structure chart sending sync packet in the switching matrix that provides of the embodiment of the present invention.
Embodiment
In order to make object of the present invention, technical scheme and advantage clearly understand, below in conjunction with drawings and Examples, the present invention is further elaborated.Should be appreciated that specific embodiment described herein only in order to explain the present invention, be not intended to limit the present invention.
The method of the synchrodata that the embodiment of the present invention provides, system and switching matrix, by producing a sync packet as synchronous port, the address information of destination port is contained in sync packet, according to address information, sync packet is sent to the port of receives data packets by the port of original Packet Generation, make the to call request sync packet of synchrodata and packet transmits in same group of port, and between two same ports processing instruction maintenance order, namely only have after receiving packet as the port received, just can process the sync packet of request synchrodata below, improve the accuracy of data syn-chronization, consistency, prevent factor data bag buffer memory, the problem of the data synchronization errors that the problems such as obstruction cause.
Fig. 2 shows the method flow diagram of the synchrodata that the embodiment of the present invention provides, and the structure chart of switching matrix that the embodiment of the present invention shown in Fig. 4 provides, and details are as follows:
Step S201, after the first port sends packet to the second port, described first port sends synchronizing information to the 3rd port, notifies described 3rd port synchrodata.
See Fig. 4, packet is sent to the port 42 as reception by the path 401 in switch matrix 40 as the port 44 sent, it is unknown for now whether receiving packet as the port 42 received, and complete the action sending packet as the port 44 sent after, then send synchronizing information extremely as synchronous port 41, notify that its packet has sent to port 42, port 42 can be gone to ask synchrodata.
Step S202, according to described synchronizing information, described 3rd port produces sync packet, and send described sync packet to described first port, described sync packet comprises described first port source address information, and the second port, the 3rd port destination-address information.
Port 41 is according to the synchronizing information of port 44, sync packet is produced in port 41, and sync packet is sent to port 44, sync packet contain port 41 source address information and in process of transmitting, as the port 44 of destination and the destination-address information of port 42.
Step S203, according to the destination-address information of described sync packet, described first port sends described sync packet to described second port.
After port 44 receives via the path 402 in switch matrix 40 sync packet that port 41 sends, read the information in sync packet, according to the address information in sync packet, learn that next destination address is port 42, port 44 sends sync packet to port 42 via path 403.
Step S204, sync packet described in described second port accepts, responds described sync packet, and sends described packet to described 3rd port.
Port 42 receives the sync packet of sending from port 44 via the path 403 in switch matrix 40, read the address information in sync packet, learn that the source address information in sync packet is port 41, produce a respond packet, response sync packet, then send respond packet to port 41 via path 404, transmit port 41 needs the packet of request simultaneously.
Step S205, respond packet described in described 3rd port accepts, reads described respond packet, receives the packet in described second port.
After port 41 receives the respond packet of being sent by port 42 via the path 404 in switch matrix 40, read respond packet, learn that current data of being sent by port 42 are the packets that it is asked, then port 41 starts to receive the packet sent by port 42.
The method of the synchrodata that the present embodiment provides, to be different from prior art after learning that port 44 sends packet to port 42, port 41 directly goes to obtain packet in port 42, but by port 41 before synchrodata, produce a sync packet, gone for by sync packet and ask synchronization packets, when sync packet sends, the port of process is consistent with the one group of port sending packet, processing instruction maintenance order during owing to transmitting between same port, namely only have after the packet formerly sent has been received by port 42 and processed, port 42 just can process the sync packet of the request synchrodata in rear transmission, thus, the packet that the packet that port 41 is asked sends for port 44 can be ensured, ensure that the accuracy of data syn-chronization, prevent the transfer of data of mistake.
Fig. 5 shows in switching matrix the structure chart sending sync packet, specifically describes as follows:
A sync packet is produced as the departures queue 511 in synchronous port 51, sync packet comprises the source address information of port 51, and port 52, the destination-address information of port 53, port 51 path 501 in switch matrix is sent to the port 52 as sending, departures queue 521 in port 52 receives sync packet, port 52 reads sync packet, obtain the destination-address information of the port 53 in sync packet, sync packet is sent to the port 53 as receiving through path 502, inbound queue 532 in port 53 receives sync packet, if the packet that Previous Port 52 is sent to port 53 is also to standing in line in row 532, and sync packet comes after packet, then port 53 priority treatment packet synchronisation bag, sync packet waits in line process in inbound queue 532, if sync packet is arranged in first of inbound queue 532, then port 53 processes sync packet at once, port 53 reads the address information in sync packet, if destination-address information is not the address of port 53, then ask synchronously to make a mistake, do not carry out sync response, if destination-address information is the address of port 53, then request address is correct, learn that the source address information of sync packet is port 51, port 51 produces response by path 503 in departures queue 532, and respond packet departures queue 532 produced by path 504 and Packet Generation are to port 51, and the inbound queue 512 in port 51 receives respond packet, read respond packet, learn from the data in port 53 it is safe, correct, start to receive packet, complete data syn-chronization.
Fig. 3 shows the systematic schematic diagram of the synchrodata that the embodiment of the present invention provides.The system of synchrodata comprises: trigger element, and for after the first port sends packet to the second port, described first port sends synchronizing information to the 3rd port, notifies described 3rd port synchrodata; Produce sync packet unit, for according to described synchronizing information, described 3rd port produces sync packet, sends described sync packet to described first port, described sync packet comprises described first port source address information, and the second port, the 3rd port destination-address information; Transmitting element, for the destination-address information according to described sync packet, described first port sends described sync packet to described second port; Response unit, for sync packet described in described second port accepts, responds described sync packet, and sends described packet to described 3rd port.
The structure chart of switching matrix as shown in Figure 4, a kind of switching matrix, comprises a switch matrix 40, and multiple data syn-chronization port being coupled to switch matrix, and described port comprises the inbound queue transmitting or respond sync packet and the departures queue producing sync packet.Described switch matrix 40, connects for being formed between given two ports, and it is arranged to send out in row of standing in line and is positioned at primary bag.In described data syn-chronization port, comprising: as the port 44 sent, for producing packet in departures queue, being sent to as after the port 42 received, sending synchronizing information extremely as synchronous port 41.As synchronous port 41, for receive as send port 44 send the synchronizing information of packet after, sync packet is produced in departures queue, be sent to the described port 44 as sending, the port 42 be sent to as receiving via the departures queue as the port 44 sent obtains packet, and described sync packet comprises: produce the source address of described sync packet, the destination ground port as the end 44 sent and ground, the destination port as the port 42 received.As the port 42 received, being positioned at primary bag for priority treatment in inbound queue, after receiving packet, the described sync packet via sending as the port sent being responded, in its departures queue, produce respond packet, be sent to described as synchronous port 41.
By producing a sync packet as synchronous port 41, the address information of destination port is contained in sync packet, according to address information, sync packet is sent to the port 42 of receives data packets by the port 44 of original Packet Generation, make the to call request sync packet of synchrodata and packet transmits in same group of port, and between two same ports processing instruction maintenance order, namely only have after receiving packet as the port 42 received, just can process the sync packet of request synchrodata below, improve the accuracy of data syn-chronization, consistency, prevent factor data bag buffer memory, the problem of the data synchronization errors that the problems such as obstruction cause.
The foregoing is only preferred embodiment of the present invention, not in order to limit the present invention, all any amendments done within the spirit and principles in the present invention, equivalent replacement and improvement etc., all should be included within protection scope of the present invention.
Claims (9)
1. a method for synchrodata, is characterized in that, described method comprises the steps:
After the first port sends packet to the second port, described first port sends synchronizing information to the 3rd port, notifies described 3rd port synchrodata;
According to described synchronizing information, described 3rd port produces sync packet, and send described sync packet to described first port, described sync packet comprises described first port source address information, and the second port, the 3rd port destination-address information;
According to the destination-address information of described sync packet, described first port sends described sync packet to described second port;
Sync packet described in described second port accepts, responds described sync packet, and sends described packet to described 3rd port.
2. the method for claim 1, is characterized in that, described according to described synchronizing information, and described 3rd port produces sync packet, sends described sync packet to described first port, specifically comprises the steps:
According to described synchronizing information, in the departures queue of described 3rd port, produce described sync packet, the departures queue through described 3rd port sends described sync packet to described first port.
3. the method for claim 1, is characterized in that, the described destination-address information according to described sync packet, and described first port sends described sync packet to described second port and also comprises the steps:
The departures queue of described first port receives described sync packet, reads the destination-address information in described sync packet, according to described destination-address information, sends described sync packet to described second port.
4. the method for claim 1, is characterized in that, sync packet described in described second port accepts, specifically comprises the following steps:
The inbound queue of described second port receives described sync packet, and described second port processes the bag in inbound queue successively;
If described sync packet is arranged in the inbound queue first of described second port, then sync packet described in described second port process;
If there is described packet in described sync packet front, then described second Port Priority processing said data bag, described sync packet waits in line process.
5. the method for claim 1, is characterized in that, the described sync packet of described response specifically comprises the steps:
Described second port reads the destination-address information in described sync packet;
If destination-address information is the address information of the second port in described sync packet, then sync packet described in described second port responses, produce respond packet in the departures queue of described second port, according to the source address information in described sync packet, be sent to described first port.
6. the method as described in claim 1 or 5, is characterized in that, described method also comprises the steps:
Respond packet described in described 3rd port accepts, reads described respond packet, receives the packet in described second port.
7. a system for synchrodata, is characterized in that, described system comprises:
Trigger element, after the first port sends packet to the second port, described first port sends synchronizing information to the 3rd port, notifies described 3rd port synchrodata;
Produce sync packet unit, according to described synchronizing information, described 3rd port produces sync packet, and send described sync packet to described first port, described sync packet comprises described first port source address information, and the second port, the 3rd port destination-address information;
Transmitting element, according to the destination-address information of described sync packet, described first port sends described sync packet to described second port;
Response unit, sync packet described in described second port accepts, responds described sync packet, and sends described packet to described 3rd port.
8. a switching matrix, is characterized in that, described switching matrix comprises a switch matrix, and multiple data syn-chronization port being coupled to switch matrix, and described port comprises the inbound queue transmitting or respond sync packet and the departures queue producing sync packet;
Described switch matrix, connects for being formed between given two ports, and it is arranged to send out in row of standing in line and is positioned at primary bag;
In described data syn-chronization port, comprising: as the port sent, for producing packet in departures queue, being sent to as after the port received, sending synchronizing information extremely as synchronous port;
As synchronous port, for receive as send port send the synchronizing information of packet after, in departures queue, producing sync packet, being sent to the described port as sending, be sent to via the departures queue as the port sent and obtain packet as the port received;
As the port received, being positioned at primary bag for priority treatment in inbound queue, after receiving packet, carrying out corresponding to the described sync packet via sending as the port sent, in its departures queue, produce respond packet, be sent to described as synchronous port.
9. switching matrix as claimed in claim 8, it is characterized in that, described sync packet comprises: produce the source address of described sync packet, the destination ground port as the port sent and ground, the destination port as the port received.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310714061.XA CN104734838A (en) | 2013-12-20 | 2013-12-20 | Method, system and switching matrix for synchronizing data |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310714061.XA CN104734838A (en) | 2013-12-20 | 2013-12-20 | Method, system and switching matrix for synchronizing data |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104734838A true CN104734838A (en) | 2015-06-24 |
Family
ID=53458304
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310714061.XA Pending CN104734838A (en) | 2013-12-20 | 2013-12-20 | Method, system and switching matrix for synchronizing data |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104734838A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107948318A (en) * | 2017-12-27 | 2018-04-20 | 世纪龙信息网络有限责任公司 | Cache synchronization method and system between multinode |
| CN109033391A (en) * | 2018-07-31 | 2018-12-18 | 北京嘀嘀无限科技发展有限公司 | Method of data synchronization, system and computer readable storage medium between a kind of multiple data centers |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0130407B1 (en) * | 1994-12-29 | 1998-04-14 | 박성규 | Switching synchronization and loop |
| EP0978968A2 (en) * | 1998-08-05 | 2000-02-09 | Vitesse Semiconductor Corporation | High speed cross point switch routing circuit with word-synchronous serial back plane |
| WO2002019582A2 (en) * | 2000-08-30 | 2002-03-07 | Ciena Corporation | Techniques and architectures for implementing a data skew equalizer |
| US20050289281A1 (en) * | 2004-06-23 | 2005-12-29 | Tundra Semiconductor Corporation | Non-blocking switch fabric |
| CN101217492A (en) * | 2008-01-04 | 2008-07-09 | 福建星网锐捷网络有限公司 | Address information processing method and device and system |
| CN101383766A (en) * | 2008-10-30 | 2009-03-11 | 华为技术有限公司 | Packet forwarding method, device and equipment |
| CN101483540A (en) * | 2008-01-11 | 2009-07-15 | 上海博达数据通信有限公司 | Master-slave switching method in high class data communication equipment |
| CN102710496A (en) * | 2012-04-23 | 2012-10-03 | 华为技术有限公司 | Data transmission system, data interface device and data transmission method for multiple servers |
-
2013
- 2013-12-20 CN CN201310714061.XA patent/CN104734838A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0130407B1 (en) * | 1994-12-29 | 1998-04-14 | 박성규 | Switching synchronization and loop |
| EP0978968A2 (en) * | 1998-08-05 | 2000-02-09 | Vitesse Semiconductor Corporation | High speed cross point switch routing circuit with word-synchronous serial back plane |
| WO2002019582A2 (en) * | 2000-08-30 | 2002-03-07 | Ciena Corporation | Techniques and architectures for implementing a data skew equalizer |
| US20050289281A1 (en) * | 2004-06-23 | 2005-12-29 | Tundra Semiconductor Corporation | Non-blocking switch fabric |
| CN101217492A (en) * | 2008-01-04 | 2008-07-09 | 福建星网锐捷网络有限公司 | Address information processing method and device and system |
| CN101483540A (en) * | 2008-01-11 | 2009-07-15 | 上海博达数据通信有限公司 | Master-slave switching method in high class data communication equipment |
| CN101383766A (en) * | 2008-10-30 | 2009-03-11 | 华为技术有限公司 | Packet forwarding method, device and equipment |
| CN102710496A (en) * | 2012-04-23 | 2012-10-03 | 华为技术有限公司 | Data transmission system, data interface device and data transmission method for multiple servers |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107948318A (en) * | 2017-12-27 | 2018-04-20 | 世纪龙信息网络有限责任公司 | Cache synchronization method and system between multinode |
| CN107948318B (en) * | 2017-12-27 | 2021-02-19 | 世纪龙信息网络有限责任公司 | Method and system for synchronizing cache among multiple nodes |
| CN109033391A (en) * | 2018-07-31 | 2018-12-18 | 北京嘀嘀无限科技发展有限公司 | Method of data synchronization, system and computer readable storage medium between a kind of multiple data centers |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9948575B2 (en) | Issuing method for forwarding adjacency link | |
| CN102160341A (en) | Unified multi-transport medium connector architecture | |
| CN104038548A (en) | Server system | |
| CN103795518A (en) | Method, device, and system for synchronizing port modes between devices | |
| CN102237995A (en) | Time processing device and method based on device Precision Time Protocol | |
| CN107342958B (en) | Distributed communication equipment and inter-board communication method | |
| CN104092632A (en) | Network equipment | |
| US20080021573A1 (en) | Communication system for flexible use in different application scenarios in automation technology | |
| CN103885910B (en) | The method that many equipment carry out IIC communications under holotype | |
| CN104734838A (en) | Method, system and switching matrix for synchronizing data | |
| EP3618317A1 (en) | Message sending method and message receiving method and apparatus | |
| CN103580845B (en) | A kind of clock synchronizing method based on virtual switch cluster and device | |
| CN106941450B (en) | Route synchronization method, equipment and communication system | |
| KR101857088B1 (en) | Remote Input/output apparatus having return circuit and method for interfacing internal bus thereof | |
| WO2017000737A1 (en) | Transmission checking method, node, system and computer storage medium | |
| CN101217380B (en) | An ATCA machine dimensions frame and machine dimensions frame system | |
| CN103973592B (en) | Cell processing method and processing device | |
| CN102118305B (en) | Service board of communication equipment and communication equipment employing same | |
| CN113885461B (en) | Serial-parallel conversion module, equipment, method, device and industrial control system | |
| US20130191501A1 (en) | Procedures for the Transfer of User Data | |
| US6912210B1 (en) | Data communication system and communication device used | |
| US8291143B1 (en) | Single line communication | |
| CN105119675A (en) | Target device synchronization method and synchronization system | |
| CN103840933A (en) | Method and switch for achieving clock synchronization | |
| CN110661689B (en) | Communication device and method for master station and slave station |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150624 |