CN104616688A - Solid state disk control chip integrating MRAM and solid state disk - Google Patents
Solid state disk control chip integrating MRAM and solid state disk Download PDFInfo
- Publication number
- CN104616688A CN104616688A CN201510098436.3A CN201510098436A CN104616688A CN 104616688 A CN104616688 A CN 104616688A CN 201510098436 A CN201510098436 A CN 201510098436A CN 104616688 A CN104616688 A CN 104616688A
- Authority
- CN
- China
- Prior art keywords
- solid state
- mram
- hard disc
- state hard
- control chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000007787 solid Substances 0.000 title claims description 99
- 230000001681 protective effect Effects 0.000 description 9
- 238000013461 design Methods 0.000 description 5
- 238000005538 encapsulation Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 238000012544 monitoring process Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
- Storage Device Security (AREA)
- Semiconductor Memories (AREA)
Abstract
The invention provides a solid state disk control chip integrating an MRAM. The solid state disk control chip comprises a CPU, an MRAM library, a host interface and an NAND interface, wherein the CPU, the MRAM library, the host interface and the NAND interface are connected through internal buses. The invention further provides a solid state disk. As the whole or partial MRAM integrated into the chip replaces the external DDR DRAM, the solid state disk control chip and the solid state disk save more electricity compared with those adopting the DDR DRAM. As the MRAM is integrated into the chip, the power consumption of the chip is further reduced. As the MRAM can preserve content after power failure, the solid state disk does not need an expensive power-off protection system, and the cost of the solid state disk is further reduced. An independently-packaged memory chip is not used, and the expensive power-off protection system is not needed, so that the size of the solid state disk can be reduced. Solid state disk control software is preserved into the integrated MRAM, so that the confidentiality of the control software is facilitated.
Description
Technical field
The present invention relates to a kind of stored digital field, be specifically related to solid state hard disc control chip and the solid state hard disc of a kind of integrated MRAM.
Background technology
Solid state hard disc (Solid State Drives, SSD), is called for short solid dish, and the hard disk adopting solid-state electronic storage chip array to make, be made up of control module and storage unit (FLASH chip, dram chip).Identical with common hard disc in specification and definition, function and the using method of interface of solid state hard disc is also completely consistent with common hard disc in product design with size.Be widely used in the fields such as military, vehicle-mounted, industry control, video monitoring, network monitoring, the network terminal, electric power, medical treatment, aviation, navigator.
HSSI High-Speed Serial Interface is used, as SATA, PICe etc. between solid state hard disc and main frame.
Solid state hard disc comprises one group of NAND chip for storing data; calculate and data cached DDRDRAM (Double Data Rate dynamic RAM for supporting; Double Data Rate Dynamic Random AccessMemory); and a SSD control chip (SSD Controller), sometimes also need circuit breaking protective system.
As shown in Figure 1, solid state hard disc control chip is generally multicore architecture, comprises multiple CPU; There is the host interface be connected with main frame, be generally HSSI High-Speed Serial Interface as SATA and PCIe, the DDR DRAM interface be connected with DDR dram chip and the NAND interface be connected with nand flash memory chip.
There is following problem in current solid state hard disc:
1 power consumption, current solid state hard disc must use a large amount of DDR DRAM, and uses DDR DRAM very power consumption;
2 costs, technique and the common CMOS technology of DDR DRAM are incompatible, can not be integrated together with solid state hard disc control chip, and extra encapsulation improves the total cost of system, if use circuit breaking protective system in addition, raise the cost further;
3 sizes, several DDR dram chips occupy the area of large stretch of mainboard together with solid state hard disc control chip, if re-use circuit breaking protective system, are unfavorable for the miniaturization of product.
Therefore those skilled in the art are devoted to provide a kind of new solid state hard disc control chip, such that solid state hard disc power consumption is lower, cost is lower and volume is less.
Summary of the invention
For prior art Problems existing, the invention provides the solid state hard disc control chip of a kind of integrated MRAM, such that solid state hard disc power consumption is lower, cost is lower and volume is less.
MRAM (Magnetic Random Access Memory) is a kind of nonvolatile magnetic RAM.The high speed that it has static RAM (SRAM) reads write capability, and the high density of dynamic RAM (DRAM), and substantially can repeat write unlimitedly.
MRAM is a kind of new internal memory and memory technology, can as DDR (D) RAM quick random read-write, as nand flash memory, forever can also retain data after a loss of power.And MRAM is incompatible with standard CMOS semiconductor technique unlike DRAM, thus MRAM can be integrated in a chip with logical circuit.
The invention provides the solid state hard disc control chip of a kind of integrated MRAM, comprise CPU, MRAM storehouse, host interface and NAND interface, host interface is used for being connected with main frame, NAND interface is used for being connected with the nand flash memory of the information of storage, and CPU, MRAM storehouse, host interface and NAND interface are connected by internal bus.
The solid state hard disc control chip of integrated MRAM provided by the invention, adopting integrated MRAM in the chips as storage, adopting MRAM to store than adopting DDR DRAM power saving, on the other hand due in the chips integrated on the one hand, the interface that chip is external need not be provided, reduce further the power consumption of chip.
Adopt integrated MRAM in the chips as storage, no longer need, with the encapsulation overhead of the storage chip of solid state hard disc control chip individual packages, to reduce the cost of solid state hard disc; Do not use the storage chip of individual packages, the design of mainboard is simpler, can reduce the cost using solid state hard disc; In addition due to can content be kept after MRAM power-off, solid state hard disc, no longer need expensive circuit breaking protective system, reduce further the cost of solid state hard disc.
Do not use the storage chip of individual packages, no longer need expensive circuit breaking protective system, the size of solid state hard disc can be reduced.
Therefore adopt the solid state hard disc control chip of integrated MRAM provided by the invention, such that the power consumption of solid state hard disc is lower, cost is lower and volume is less.
Further, the solid state hard disc control chip of integrated MRAM also comprises DDR DRAM interface, for being connected with DDRDRAM, when integrated MRAM is not enough, uses external random access memory.
Further, host interface is SATA interface and/or PCIe interface, makes the solid state hard disc control chip of integrated MRAM provided by the invention can support SATA interface and/or PCIe interface.
Further, the solid state hard disc control chip of integrated MRAM also comprises dma controller, dma controller is connected with MRAM storehouse, dma controller is connected with host interface and/or NAND interface respectively, make HOST interface and NAND interface can get around CPU and independently exchange data with MRAM, improve the performance of solid state hard disc.
Further, CPU is one or more.
Further, solid state hard disc control software design is stored in MRAM storehouse, comprises the algorithm of NAND management, and the core technology belonging to SSD producer is secret, in existing solid state hard disc, has to be kept in outside nand flash memory chip, can be copied easily; And the solid state hard disc control chip of integrated MRAM of the present invention, solid state hard disc control software design is kept in integrated MRAM, can not be copied easily, be conducive to maintaining secrecy of solid state hard disc control software design.
Further, solid state hard disc control software design stores from the address 0 in MRAM storehouse, and bring into operation from 0 address when CPU starts program automatically.
The present invention also provides a kind of solid state hard disc, comprises the solid state hard disc control chip of integrated MRAM provided by the invention.
Compared with prior art, the solid state hard disc control chip of integrated MRAM of the present invention and solid state hard disc have following beneficial effect:
(1) the outside DDR DRAM of all or part of replacement of integrated MRAM is in the chips adopted, MRAM is adopted to store than adopting DDR DRAM power saving on the one hand, on the other hand due in the chips integrated, the interface that chip is external need not be provided, reduce further the power consumption of chip;
(2) adopt the outside DDR DRAM of all or part of replacement of integrated MRAM in the chips, no longer need, with the encapsulation overhead of the storage chip of solid state hard disc control chip individual packages, to reduce the cost of solid state hard disc; Do not use the storage chip of individual packages, the design of mainboard is simpler, can reduce the cost using solid state hard disc; In addition due to can content be kept after MRAM power-off, solid state hard disc, no longer need expensive circuit breaking protective system, reduce further the cost of solid state hard disc;
(3) do not use the storage chip of individual packages, no longer need expensive circuit breaking protective system, the size of solid state hard disc can be reduced;
(4) solid state hard disc control software design is kept in integrated MRAM, can not be copied easily, be conducive to maintaining secrecy of solid state hard disc control software design.
Accompanying drawing explanation
Fig. 1 is the structural representation of solid state hard disc control chip in prior art;
Fig. 2 is the structural representation of the solid state hard disc control chip of the integrated MRAM of one embodiment of the present of invention;
Fig. 3 is the bus connection diagram of the solid state hard disc control chip of integrated MRAM described in Fig. 2.
Embodiment
Be below specific embodiments of the invention and by reference to the accompanying drawings, technical scheme of the present invention is further described, but the present invention be not limited to following examples.
As shown in Figure 2, the solid state hard disc control chip of the integrated MRAM of one embodiment of the present of invention, comprise CPU, MRAM storehouse, host interface and NAND interface, host interface is used for being connected with main frame, NAND interface is used for being connected with the nand flash memory of the information of storage, and CPU, MRAM storehouse, host interface and NAND interface are connected by internal bus.
Adopt the solid state hard disc control chip of integrated MRAM of the present embodiment, such that the power consumption of solid state hard disc is lower, cost is lower and volume is less.
The solid state hard disc control chip of the integrated MRAM of an alternative embodiment of the invention, also comprises DDR DRAM interface, for being connected with DDR DRAM, when integrated MRAM is not enough, uses external random access memory.
CPU is one or more, and in the present embodiment, CPU is multiple.
In the solid state hard disc control chip of the integrated MRAM of the present embodiment, CPU, MRAM storehouse and each controller, comprise external memory interface controller, SATA interface controller, PCIe interface controller and NAND interface controller, be all connected with bus, as shown in Figure 3.
Host interface is SATA interface and/or PCIe interface, makes the solid state hard disc control chip of integrated MRAM provided by the invention can support SATA interface and/or PCIe interface.
The solid state hard disc control chip of the integrated MRAM of the present embodiment also comprises dma controller, dma controller is connected with MRAM storehouse, dma controller is connected with host interface and/or NAND interface respectively, make HOST interface and NAND interface can get around CPU and independently exchange data with MRAM, improve the performance of solid state hard disc.
Solid state hard disc control software design is stored in MRAM storehouse, comprises the algorithm of NAND management, and the core technology belonging to SSD producer is secret, in existing solid state hard disc, has to be kept in outside nand flash memory chip, can be copied easily; And the solid state hard disc control chip of integrated MRAM of the present invention, solid state hard disc control software design is kept in integrated MRAM, can not be copied easily, be conducive to maintaining secrecy of solid state hard disc control software design.
Solid state hard disc control software design stores from the address 0 in MRAM storehouse, internal system bus, the address configuration of integrated MRAM is become from 0; Solid state hard disc control software design, after having developed mirror image, stores from the address 0 of integrated MRAM; During startup, host CPU will read from the address 0 of MRAM and executive routine.
The present invention also provides a kind of solid state hard disc, comprises the solid state hard disc control chip of integrated MRAM provided by the invention.
The solid state hard disc control chip of integrated MRAM needs to give supports that producer's flow of embedded MRAM technique is produced.
The solid state hard disc control chip of integrated MRAM of the present invention and solid state hard disc, integrated MRAM is in the chips adopted to replace outside DDR DRAM, MRAM is adopted to store than adopting DDR DRAM power saving on the one hand, on the other hand due in the chips integrated, the interface that chip is external need not be provided, reduce further the power consumption of chip; Adopt integrated MRAM in the chips as storage, no longer need, with the encapsulation overhead of the storage chip of solid state hard disc control chip individual packages, to reduce the cost of solid state hard disc; Do not use the storage chip of individual packages, the design of mainboard is simpler, can reduce the cost using solid state hard disc; In addition due to can content be kept after MRAM power-off, solid state hard disc, no longer need expensive circuit breaking protective system, reduce further the cost of solid state hard disc; Do not use the storage chip of individual packages, do not need expensive circuit breaking protective system, the size of solid state hard disc can be reduced; Solid state hard disc control software design is kept in integrated MRAM, can not be copied easily, be conducive to maintaining secrecy of solid state hard disc control software design.
More than describe preferred embodiment of the present invention in detail.Should be appreciated that those of ordinary skill in the art just design according to the present invention can make many modifications and variations without the need to creative work.Therefore, all technician in the art, all should by the determined protection domain of claims under this invention's idea on the basis of existing technology by the available technical scheme of logical analysis, reasoning, or a limited experiment.
Claims (8)
1. the solid state hard disc control chip of an integrated MRAM, it is characterized in that, the solid state hard disc control chip of described integrated MRAM comprises CPU, MRAM storehouse, host interface and NAND interface, described host interface is used for being connected with main frame, described NAND interface is used for being connected with the nand flash memory of the information of storage, and described CPU, described MRAM storehouse, described host interface and NAND interface are connected by internal bus.
2. the solid state hard disc control chip of integrated MRAM as claimed in claim 1, is characterized in that, the solid state hard disc control chip of described integrated MRAM also comprises DDR DRAM interface, for being connected with DDR DRAM.
3. the solid state hard disc control chip of integrated MRAM as claimed in claim 1, is characterized in that, described host interface is SATA interface and/or PCIe interface.
4. the solid state hard disc control chip of integrated MRAM as claimed in claim 1, it is characterized in that, the solid state hard disc control chip of described integrated MRAM also comprises dma controller, described dma controller is connected with described MRAM storehouse, and described dma controller is connected with described host interface and/or described NAND interface respectively.
5. the solid state hard disc control chip of integrated MRAM as claimed in claim 1, is characterized in that, described CPU is one or more.
6. the solid state hard disc control chip of integrated MRAM as claimed in claim 1, is characterized in that, solid state hard disc control software design is stored in described MRAM storehouse.
7. the solid state hard disc control chip of integrated MRAM as claimed in claim 6, is characterized in that, described solid state hard disc control software design stores from the address 0 in described MRAM storehouse.
8. a solid state hard disc, is characterized in that, described solid state hard disc comprises the solid state hard disc control chip of the integrated MRAM described in claim 1-7.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510098436.3A CN104616688A (en) | 2015-03-05 | 2015-03-05 | Solid state disk control chip integrating MRAM and solid state disk |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510098436.3A CN104616688A (en) | 2015-03-05 | 2015-03-05 | Solid state disk control chip integrating MRAM and solid state disk |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104616688A true CN104616688A (en) | 2015-05-13 |
Family
ID=53151107
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510098436.3A Pending CN104616688A (en) | 2015-03-05 | 2015-03-05 | Solid state disk control chip integrating MRAM and solid state disk |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104616688A (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105608021A (en) * | 2015-08-17 | 2016-05-25 | 上海磁宇信息科技有限公司 | Storage device and method capable of utilizing content addressing MRAM (Magnetic Random Access Memory) |
CN105630410A (en) * | 2015-12-03 | 2016-06-01 | 上海磁宇信息科技有限公司 | Method for dynamically managing file memory area by nonvolatile random access memory chip |
CN105786409A (en) * | 2016-02-26 | 2016-07-20 | 联想(北京)有限公司 | Electronic equipment and resource sharing method |
CN106294226A (en) * | 2016-07-27 | 2017-01-04 | 中电海康集团有限公司 | SSD controller chip based on embedded STT MRAM, solid state hard disc |
CN110727470A (en) * | 2018-06-29 | 2020-01-24 | 上海磁宇信息科技有限公司 | Hybrid non-volatile storage device |
CN112486401A (en) * | 2019-09-11 | 2021-03-12 | 上海磁宇信息科技有限公司 | MRAM-NAND controller and memory bank |
CN114116582A (en) * | 2021-11-15 | 2022-03-01 | 成都海光集成电路设计有限公司 | Mainboard and electronic equipment |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101727976A (en) * | 2008-10-15 | 2010-06-09 | 晶天电子(深圳)有限公司 | Multi-layer flash-memory device, a solid hard disk and a truncation non-volatile memory system |
CN101957796A (en) * | 2009-07-13 | 2011-01-26 | 富士通株式会社 | Storage system and messaging device |
CN103678177A (en) * | 2012-08-29 | 2014-03-26 | 巴法络记忆体股份有限公司 | Solid-state drive device |
CN104303161A (en) * | 2012-05-07 | 2015-01-21 | 巴法络记忆体股份有限公司 | SSD (solid state drive) device |
-
2015
- 2015-03-05 CN CN201510098436.3A patent/CN104616688A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101727976A (en) * | 2008-10-15 | 2010-06-09 | 晶天电子(深圳)有限公司 | Multi-layer flash-memory device, a solid hard disk and a truncation non-volatile memory system |
CN101957796A (en) * | 2009-07-13 | 2011-01-26 | 富士通株式会社 | Storage system and messaging device |
CN104303161A (en) * | 2012-05-07 | 2015-01-21 | 巴法络记忆体股份有限公司 | SSD (solid state drive) device |
CN103678177A (en) * | 2012-08-29 | 2014-03-26 | 巴法络记忆体股份有限公司 | Solid-state drive device |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105608021A (en) * | 2015-08-17 | 2016-05-25 | 上海磁宇信息科技有限公司 | Storage device and method capable of utilizing content addressing MRAM (Magnetic Random Access Memory) |
CN105608021B (en) * | 2015-08-17 | 2019-03-19 | 上海磁宇信息科技有限公司 | It is a kind of to utilize content addressed MRAM memory device and method |
CN105630410A (en) * | 2015-12-03 | 2016-06-01 | 上海磁宇信息科技有限公司 | Method for dynamically managing file memory area by nonvolatile random access memory chip |
CN105630410B (en) * | 2015-12-03 | 2018-08-07 | 上海磁宇信息科技有限公司 | The method for managing file storage area using non-volatile random read-write storage chip dynamic |
CN105786409A (en) * | 2016-02-26 | 2016-07-20 | 联想(北京)有限公司 | Electronic equipment and resource sharing method |
CN105786409B (en) * | 2016-02-26 | 2018-12-14 | 联想(北京)有限公司 | A kind of electronic equipment and resource share method |
CN106294226A (en) * | 2016-07-27 | 2017-01-04 | 中电海康集团有限公司 | SSD controller chip based on embedded STT MRAM, solid state hard disc |
CN110727470A (en) * | 2018-06-29 | 2020-01-24 | 上海磁宇信息科技有限公司 | Hybrid non-volatile storage device |
CN110727470B (en) * | 2018-06-29 | 2023-06-02 | 上海磁宇信息科技有限公司 | Hybrid nonvolatile memory device |
CN112486401A (en) * | 2019-09-11 | 2021-03-12 | 上海磁宇信息科技有限公司 | MRAM-NAND controller and memory bank |
CN114116582A (en) * | 2021-11-15 | 2022-03-01 | 成都海光集成电路设计有限公司 | Mainboard and electronic equipment |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US12093173B2 (en) | Zoned namespace with zone grouping | |
US11068170B2 (en) | Multi-tier scheme for logical storage management | |
CN104616688A (en) | Solid state disk control chip integrating MRAM and solid state disk | |
CN107466418B (en) | Cost optimized single level cell mode non-volatile memory for multi-level cell mode non-volatile memory | |
US9583182B1 (en) | Multi-level memory management | |
US20220156000A1 (en) | Data Aggregation In ZNS Drive | |
US9927999B1 (en) | Trim management in solid state drives | |
CN104461964A (en) | Memory device | |
EP2849081A1 (en) | Embedded system controller | |
CN105630405B (en) | A kind of storage system and the reading/writing method using the storage system | |
US11275678B2 (en) | Data storage device with spare blocks for replacing bad block in super block and operating method thereof | |
US20190266096A1 (en) | Data storage device, method of operating the same, and storage system having the same | |
US20180129440A1 (en) | Self-virtualizing flash memory for solid state drive | |
CN104575595A (en) | Nonvolatile random access memory device | |
CN105630408A (en) | Solid-state drive control chip integrating MRAM (Magnetic Random Access Memory) and solid-state drive | |
CN104681077A (en) | MRAM (magnetic random access memory)-NAND controller and SMD (surface mount device) SSD (solid state drive) | |
CN105630700A (en) | Storage system with second-level cache structure and reading/writing method | |
CN104077246A (en) | Device for realizing volatile memory backup | |
CN102541458A (en) | A method for improving data writing speed of electronic hard disk | |
CN105632534A (en) | Solid-state drive with mixed use of DRAM (Dynamic Random Access Memory) and MRAM (Magnetic Random Access Memory) | |
US20190278704A1 (en) | Memory system, operating method thereof and electronic apparatus | |
US9530466B1 (en) | System and method for memory access dynamic mode switching | |
CN105630699B (en) | A kind of solid state hard disk and read-write cache management method using MRAM | |
US12175125B2 (en) | Data storage devices, systems, and related methods for grouping commands of doorbell transactions from host devices | |
US9836215B2 (en) | Real time protocol generation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150513 |