CN104461716B - The access method and multi-core heterogeneous system of a kind of multi-core heterogeneous system - Google Patents
The access method and multi-core heterogeneous system of a kind of multi-core heterogeneous system Download PDFInfo
- Publication number
- CN104461716B CN104461716B CN201410834554.1A CN201410834554A CN104461716B CN 104461716 B CN104461716 B CN 104461716B CN 201410834554 A CN201410834554 A CN 201410834554A CN 104461716 B CN104461716 B CN 104461716B
- Authority
- CN
- China
- Prior art keywords
- core
- vsd
- data
- internal storage
- storage location
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Mobile Radio Communication Systems (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
The embodiment of the invention discloses the access methods and multi-core heterogeneous system of a kind of multi-core heterogeneous system, are related to field of computer technology, can realize access of the user by the main verification in multi-core heterogeneous system from core at a lower cost.Concrete scheme is：Multi-core heterogeneous system includes a main core and at least one from core, and with sharing an internuclear memory from core, main core receives the slave core access request that the first user equipment is sent, the mark to be visited from core is carried from core access request main core；Main core calls the first virtual serial port equipment VSD, according to the mark of data to be visited carried from core access request, reads data from the first internal storage location, and the data in the first internal storage location are described to be written in real time from the 2nd VSD of core calling；Alternatively, main core calls the first VSD, the second internal storage location is written into the data to be written carried from core access request, so that the 2nd VSD is called to read the data in the second internal storage location in real time from core.
Description
Technical field
The present invention relates to field of computer technology more particularly to a kind of access method of multi-core heterogeneous system and multinuclear isomeries
System.
Background technology
With the development of computer technology, the raising of chip design level and the promotion of application demand, multiple nucleus system are got over
To be more widely applied in product.The multiple nucleus system used at present selects a core in multinuclear to be held as main core mostly
Main resource management and complicated logical operation are carried on a shoulder pole, other cores are used as from core, undertake the work that logic is simple but data volume is big.
In order to realize access of the user to the slave core in multiple nucleus system, being configured with the equipment of multiple nucleus system, (abbreviation multinuclear is set
It is standby) it needs to provide to the user and accesses in the multiple nucleus system from the ability and means of core.As shown in Figure 1, the prior art can be more
Each operating system (English of core system：Operation System, referred to as：OS) (in such as Fig. 1, main core operating system
OS0, from core operating system OS1And OS2) all support transmission control protocol/internet protocol (English：Transmission Control
Protocol/Internet Protocol, referred to as：TCP/IP) during protocol stack, by the main core take over access network of multiple nucleus system
Interface, and main core client (e.g., TELNET/SSH clients) is configured in main core, it is being configured from core from core server-side (e.g.,
TELNET/SSH server-sides).User terminal can be logged on to by network interface (such as Ethernet interface) from TELNET/SSH clients
Main core then by main core and from the intercore communication mechanism based on TCP/IP between core, is logged in from the TELNET/SSH clothes in core
It is engaged in end, realizing to the access from core.
But the problem is that, the prior art is when realizing access of the user to the slave core in multiple nucleus system, it is desirable that more
Each operating system of core system supports ICP/IP protocol stack；And in relatively simple multiple nucleus system, from core usually simultaneously
ICP/IP protocol stack is not configured, it is higher to put the cost of protocol stack from caryogamy in multiple nucleus system.Also, in multi-core heterogeneous system
In, the operating system of different IPs operation is different, and running the resource between the core of different operating system can not share；
Therefore, when multiple nucleus system be multi-core heterogeneous system when, using the method for the prior art can not realize user in multiple nucleus system from
The access of core.
Therefore, it is necessary to it is a kind of can realize at a lower cost user in multi-core heterogeneous system from the side that core accesses
Case.
Invention content
The embodiment of the present invention provides a kind of access method of multi-core heterogeneous system, apparatus and system, to relatively low
Realize user by the main verification in multi-core heterogeneous system from the access of core under cost.
In order to achieve the above objectives, the embodiment of the present invention adopts the following technical scheme that：
The embodiment of the present invention in a first aspect, provide a kind of access method of multi-core heterogeneous system, the multinuclear isomery system
System includes a main core and at least one from core, and the main core described shares an internuclear memory, the method packet with each from core
It includes：
The main core receives the slave core access request that the first user equipment is sent, and carries and needs in the access request from core
The mark of the slave core accessed；
The main core calls the first virtual serial port equipment VSD, to be visited according to being carried in the access request from core
The mark of data, reads data from the first internal storage location, and the data in first internal storage location call the to be described from core
What two VSD were written in real time；
Alternatively, the main core calls the first VSD, the data to be written carried in the access request from core are write
Enter the second internal storage location, so that described call the 2nd VSD to read the data in second internal storage location in real time from core；
Wherein, first internal storage location and second internal storage location form the main core and the shared core from core
Between memory；First VSD is based on the main core and the VSD created from the shared internuclear memory of core in the main core；
2nd VSD is the VSD based on the main core with the shared internuclear memory establishment from core from core.
With reference to first aspect, in a kind of possible realization method, the method further includes：
When the multi-core heterogeneous system starts, the main core in the main core, create and initialize the main core with
Each internuclear memory shared from core in the multi-core heterogeneous system；
The main core each shares internuclear memory based on what is created, creates the first VSD；
It is described to share internuclear memory from core and the main core based on described from core, create the 2nd VSD.
With reference to first aspect with the first possible realization method, in second of possible realization method, in the master
Core calls the first virtual serial port equipment VSD, according to the mark of data to be visited carried in the access request from core, from the
After reading data in one internal storage location, the method further includes：
The main core calls the first VSD, and the data read from first internal storage location are written described first
The first buffer cell of VSD；
The I/O interface that the main core is provided by the I/O interface library in the main core, read the first VSD first are slow
The data in unit are rushed, and the data read from the first buffer cell of the first VSD are written to the memory of the main core.
With reference to second of possible realization method, in the third possible realization method, first is called in the main core
Virtual serial port equipment VSD, according to the mark of data to be visited carried in the access request from core, from the first internal storage location
Before middle reading data, the method further includes：
The I/O interface provided from core by the I/O interface library from core, by the data in the memory from core
The first buffer cell of the 2nd VSD is written；
It is described to call the 2nd VSD from core, the data in the first buffer cell of the 2nd VSD are read in real time, and
First internal storage location is written into the data read from the first buffer cell of the 2nd VSD.
With reference to first aspect with the first possible realization method, in the 4th kind of possible realization method, the main core
The first VSD is called, the second internal storage location, the side is written into the data to be written carried in the access request from core
Method further includes：
The I/O interface that the main core is provided by the I/O interface library in the main core, will carry in the access request from core
Data to be written the second buffer cell of the first VSD is written；
The main core calls the first VSD, reads and the data in the second buffer cell of the first VSD are written
Second internal storage location.
With reference to the 4th kind of possible realization method, in the 5th kind of possible realization method, described in the main core calling
First VSD, after the data to be written carried in the access request from core are written the second internal storage location, the method is also
Including：
It is described to call the 2nd VSD from core, read the data in second internal storage location in real time, and will be from described the
The second buffer cell of the 2nd VSD is written in the data that two internal storage locations are read；
The I/O interface provided from core by the I/O interface library from core reads the of the 2nd VSD in real time
Data in two buffer cells, and the data read from the second buffer cell of the 2nd VSD write-in is described from core
Memory.
With reference to first aspect, in the 6th kind of possible realization method, main core receive the first user equipment send from
Core access request, described to be included after the mark of core from core access request, the method further includes：
If data or the main core are read from first internal storage location in the main core described will access from core and ask
During data write-in second internal storage location to be written for asking carrying, the main core receives second user equipment
The slave core access request sent, the main core then indicate to be in busy condition from core described in the second user equipment.
With reference to the third possible realization method, in the 7th kind of possible realization method, it is described pass through from core it is described
The I/O interface provided from the I/O interface library in core, the data in the memory from core are written the 2nd VSD first are delayed
It rushes before unit, the method further includes：
Each byte from the data of the first buffer cell for checking the 2nd VSD to be written carries out terminal row
Regulation LDISC processing.
With reference to the 5th kind of possible realization method, in the 8th kind of possible realization method, described from described in core calling
After reading the data in second internal storage location in real time, the data read from second internal storage location are write by 2nd VSD
Before the second buffer cell for entering the 2nd VSD, the method further includes：
The data read from second internal storage location from verification carry out LDISC processing；
Second buffer cell that the data read from second internal storage location are written to the 2nd VSD from core,
Including：
It is described to be read from core from second internal storage location and carry out LDISC treated data write-in described second
The second buffer cell of VSD.
The second aspect of the embodiment of the present invention provides a kind of multi-core heterogeneous system, including a main core and it is at least one from
Core, the main core share an internuclear memory with described from core, the first internal storage location and the second internal storage location form the main core with
It is described to share internuclear memory from core；
The main core for receiving the slave core access request that the first user equipment is sent, is taken in the access request from core
With the mark to be visited from core；The first virtual serial port equipment VSD is called, is treated according to what is carried in the access request from core
The mark of the data of access reads data from the first internal storage location；Alternatively, calling the first VSD, described will be accessed from core
The second internal storage location is written in the data to be written carried in request；
It is described from core, for calling the 2nd VSD, the data in the first buffer cell of the 2nd VSD are written in real time
First internal storage location；The 2nd VSD is called, reads the data in second internal storage location in real time, and by reading
The second buffer cell of the 2nd VSD is written in data, and reads the number in the second buffer cell of the 2nd VSD in real time
According to, and the memory from core is written into the data of reading；
Wherein, the first VSD is to be created in the main core based on the main core with described from the shared internuclear memory of core
VSD；2nd VSD is the VSD based on the main core with the shared internuclear memory establishment from core from core.
With reference to second aspect, in the first possible implementation, I/O interface library, the master are configured in the main core
The I/O interface library being configured in core provides the I/O interface for the buffer cell for accessing the first VSD；
Described that I/O interface library is configured with from core, the I/O interface library being configured from core, which provides, accesses the first VSD
Buffer cell I/O interface.
The access method and multi-core heterogeneous system of multi-core heterogeneous system provided in an embodiment of the present invention, with prior art phase
Than；By this programme, shared internuclear memory can be put from caryogamy with each in the main core of multi-core heterogeneous system, this is shared internuclear
Memory is by the first internal storage location (main core is read to write internal storage location from core) and the second internal storage location (main core is write from core rdma read unit)
It forms, in this way under the premise of the 2nd VSD being called the first internal storage location will to be written from the data in core in real time from core, main core is just
By calling the first VSD data can be read from the first internal storage location；Likewise, the first VSD is called in main core, it will be from core
Under the premise of the second internal storage location is written in the data to be written carried in access request, the 2nd VSD can be called real from core
When read data in the second internal storage location, you can to realize visit of the user by the main verification in multi-core heterogeneous system from core
It asks.
Also, since this programme is not needed to as the main core in multi-core heterogeneous system and each puts ICP/IP protocol from caryogamy
Stack, therefore can reduce and realize that user is accessed in multi-core heterogeneous system from the cost of core, you can to realize at a lower cost
User is by the main verification in multi-core heterogeneous system from the access of core.
Description of the drawings
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, to embodiment or will show below
There is attached drawing needed in technology description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
Some embodiments of invention, for those of ordinary skill in the art, without having to pay creative labor, may be used also
To obtain other attached drawings according to these attached drawings.
Fig. 1 is the structure diagram of a kind of multiple nucleus system that the prior art of the present invention provides；
Fig. 2 is a kind of structure diagram of multi-core heterogeneous system provided in an embodiment of the present invention；
Fig. 3 is a kind of exemplary construction schematic diagram of multi-core heterogeneous system provided in an embodiment of the present invention；
Fig. 4 is a kind of flow diagram of the access method of multi-core heterogeneous system provided in an embodiment of the present invention；
Fig. 5 is the exemplary construction schematic diagram of another multi-core heterogeneous system provided in an embodiment of the present invention；
Fig. 6 is the function example schematic of the I/O interface in the I/O interface library of main core provided in an embodiment of the present invention；
Fig. 7 is the function example schematic of the I/O interface in the I/O interface library provided in an embodiment of the present invention from core；
Fig. 8 is the exemplary construction schematic diagram of another multi-core heterogeneous system provided in an embodiment of the present invention；
Fig. 9 is the flow diagram of the access method of another multi-core heterogeneous system provided in an embodiment of the present invention；
Figure 10 is the flow diagram of the access method of another multi-core heterogeneous system provided in an embodiment of the present invention；
Figure 11 is the flow diagram of the access method of another multi-core heterogeneous system provided in an embodiment of the present invention；
Figure 12 is to be realized in the access method of another multi-core heterogeneous system provided in an embodiment of the present invention by data by the
The flow diagram of the method flow block diagram of the second buffer cell of the 2nd VSD is written in two internal storage locations；
Figure 13 is the flow diagram of the access method of another multi-core heterogeneous system provided in an embodiment of the present invention.
Specific embodiment
Below in conjunction with the attached drawing in the embodiment of the present invention, the technical solution in the embodiment of the present invention is carried out clear, complete
Site preparation describes, it is clear that described embodiment is only part of the embodiment of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, those of ordinary skill in the art are obtained every other without making creative work
Embodiment shall fall within the protection scope of the present invention.
In addition, the terms " system " and " network " are often used interchangeably herein.The terms " and/
Or ", only a kind of incidence relation for describing affiliated partner, represents there may be three kinds of relationships, for example, A and/or B, it can be with table
Show：Individualism A exists simultaneously A and B, these three situations of individualism B.In addition, character "/" herein, typicallys represent front and rear
Affiliated partner is a kind of relationship of "or".
Fig. 2 is the structure diagram for the multi-core heterogeneous system that the embodiment of the present invention is applied.The knot of the multi-core heterogeneous system
Structure schematic diagram include main core and it is at least one be configured with from core, main core main core TELNET/SSH server-sides and access from core visitor
Family end (CONNECT clients)；It is configured with from core from core server-side (CONNECT server-sides)；The main core of multi-core heterogeneous system
Shared internuclear memory is put from caryogamy with each, this shares internuclear memory, and (main core is read to write interior deposit receipt from core by the first internal storage location
Member) and the second internal storage location (main core is write from core rdma read unit), and main core can be based in main core and is total to each from core
The shared internuclear memory enjoyed creates a virtual serial port equipment (English：Virtual Serial Device, referred to as:VSD), from
Internuclear one VSD of memory configurations can be shared in core based on what is shared from core and main core.
A kind of exemplary construction schematic diagram for multi-core heterogeneous system that Fig. 3 is provided by the embodiment of the present invention.As shown in figure 3,
Multi-core heterogeneous system 10 includes main core 11 and at least one from core 12, to be configured with CONNECT clients in main core 11, from core
CONNECT server-sides are configured in 12, user by logging in TELNET/SSH server-sides, to one in multi-core heterogeneous system from
For core 12 accesses, user, can be by CONNECT clients, to master after by logging in TELNET/SSH server-sides
Core 11 is sent from core access request, wherein, the mark to be visited from core is carried from core access request, from core access request
Be used to indicate from the slave core indicated by the mark to be visited from core from read data or from core access request be used to indicate to
Slave core write-in data indicated by the mark of slave core to be visited.
Wherein, data are read from the slave core indicated by the mark to be visited from core when being used to indicate from core access request
When, the marks of data to be visited (data to be read) is carried from core access request, main core 11 can pass through CONNECT
Based on main core 11 and the VSD (the first VSD) that the shared internuclear memory from core 12 creates from the first memory in the main core of client call
Read data in unit (main core read from core write internal storage location), the data in the first internal storage location are to call the base from core from core 12
It is written in real time in the VSD (the 2nd VSD) that main core 11 is created with the shared internuclear memory from core 12.It is used for when from core access request
Indicate to indicated by the mark to be visited from core slave core be written data when, number to be written is carried from core access request
According to, the second internal storage location can be written by the data that the first VSD of CONNECT client calls is written into main core 11, for
The 2nd VSD is called to read the data in the second internal storage location in real time from core 12.
Fig. 4 is a kind of flow diagram of graphical label setting method provided in an embodiment of the present invention, and this method includes：
S201, main core receive the slave core access request that the first user equipment is sent, and are carried from core access request and need to be visited
The mark of slave core asked.
Wherein, when reading data from the slave core indicated by the mark to be visited from core from the instruction of core access request,
The mark of data to be visited (data to be read) is carried from core access request, at this point, as shown in figure 4, the present invention is real
The method for applying example further includes S202：
S202, main core call the first VSD, according to the mark of data to be visited carried from core access request, from the
Read data in one internal storage location, the data in the first internal storage location call the 2nd VSD to be written in real time from core.
Wherein, when from core access request indicating that data are written to the slave core indicated by the mark to be visited from core, from
Data to be written are carried in core access request, at this point, as shown in figure 4, the method for the embodiment of the present invention further includes S203：
S203, main core call the first VSD, by deposit receipt in the data write-in second to be written carried from core access request
Member, so that the 2nd VSD is called to read the data in the second internal storage location in real time from core.
The access method of multi-core heterogeneous system provided in an embodiment of the present invention, compared with prior art；It, can by this programme
With the main core of multi-core heterogeneous system and each put shared internuclear memory from caryogamy, this shares internuclear memory by deposit receipt in first
Member (main core read from core write internal storage location) and the second internal storage location (main core is write from core rdma read unit) composition, in this way from core tune
Under the premise of the first internal storage location being written from the data in core in real time with the 2nd VSD, main core can be by calling first
VSD reads data from the first internal storage location；Likewise, the first VSD is called in main core, by what is carried from core access request
Under the premise of the second internal storage location is written in data to be written, the 2nd VSD can be called to read deposit receipt in second in real time from core
Data in member, you can to realize access of the user by the main verification in multi-core heterogeneous system from core.
Also, since this programme is not needed to as the main core in multi-core heterogeneous system and each puts ICP/IP protocol from caryogamy
Stack, therefore can reduce and realize that user is accessed in multi-core heterogeneous system from the cost of core, you can to realize at a lower cost
User is by the main verification in multi-core heterogeneous system from the access of core.
Further, in a kind of possible realization method, the first VSD is called in main core, according to from core access request
The mark of the data to be visited carried, from the first internal storage location before reading data (i.e. before S202), the present invention is implemented
The method of example can also include：It, will be from the data in the memory of core from core by the I/O interface provided from the I/O interface library in core
The first buffer cell of the 2nd VSD is written；The 2nd VSD is called from core, reads the number in the first buffer cell of the 2nd VSD in real time
According to, and the first internal storage location is written into the data read from the first buffer cell of the 2nd VSD.
Further, in alternatively possible realization method, the first VSD is called in main core, according to from core access request
The mark of the data to be visited of middle carrying, from the first internal storage location after reading data (i.e. after S202), the present invention is real
The method for applying example can also include：Main core calls the first VSD, and the data read from the first internal storage location are written the first VSD
The first buffer cell；The I/O interface that main core is provided by the I/O interface library in the main core reads the first buffering of the first VSD
Data in unit, and the data read from the first buffer cell of the first VSD are written to the memory of main core.
Further, in alternatively possible realization method, main core calls the first VSD, will be taken from core access request
The specific implementation that the second internal storage location (i.e. S203) is written in the data to be written of band can include：Main core passes through in main core
The I/O interface that provides of I/O interface library, the data to be written carried from core access request are written the first VSD second delay
Rush unit；Main core calls the first VSD, reads and the data in the second buffer cell of the first VSD are written the second internal storage location.
Further, in alternatively possible realization method, the first VSD is called in main core, it will be from core access request
The data to be written carried are written after the second internal storage location (i.e. after S203), and the method for the embodiment of the present invention can also wrap
It includes：The 2nd VSD is called from core, reads the data in the second internal storage location, and the data that will be read from the second internal storage location in real time
The second buffer cell of the 2nd VSD is written；The I/O interface provided from core by the I/O interface library from core reads the in real time
Data in the second buffer cell of two VSD, and the data read from the second buffer cell of the 2nd VSD are written from core
Memory.
It should be noted that based on above-mentioned realization method, as shown in figure 5, another multinuclear of offer of the embodiment of the present invention is different
The example of construction system.As shown in figure 5, main core and I/O interface library is each each equipped with from core, the I/O interface library being configured in main core
The IO for providing the buffer cell (the first buffer cell of the first VSD and the second buffer cell of the first VSD) for accessing the first VSD connects
Mouthful, the I/O interface library being configured from core provides buffer cell (the first buffer cell and second of the 2nd VSD for accessing the 2nd VSD
The second buffer cell of VSD) I/O interface.
Wherein, as shown in fig. 6, the I/O interface library in main core can provide the first VSD and main core memory or main core client
Standard logic interface (such as standard Open interfaces, standard Write interfaces and standard Read interfaces) between end；As shown in fig. 7,
Can provide the first VSD from the I/O interface library in core and from core memory or from the standard logic interface between core server-side (such as
Standard Open interfaces, standard Write interfaces and standard Read interfaces etc.).
Further, in a kind of possible realization method, what is provided from core by the I/O interface library from core
I/O interface, by before the first buffer cell of the 2nd VSD is written from the data in the memory of core, the method for the embodiment of the present invention is also
It can include：Terminal row regulation (English is carried out from each byte in the data of the first buffer cell for checking the 2nd VSD to be written
Text：Line Discipline, referred to as：LDISC it) handles.The 2nd VSD is being called from core, is being read in the second internal storage location in real time
After data, by before the second buffer cell of the 2nd VSD is written from data that the second internal storage location is read, the embodiment of the present invention
Method can also include：The data read from the second internal storage location from verification carry out LDISC processing；It will be out of second from core
The second buffer cell of the 2nd VSD is written in the data that memory cell is read, and can specifically include：From core will out of second deposit receipt
Member reads and carries out LDISC treated the second buffer cell that the 2nd VSD is written in data.
It should be noted that based on above-mentioned realization method, as shown in figure 5, another multinuclear of offer of the embodiment of the present invention is different
The example of construction system.As shown in figure 5, be each each equipped with professional etiquette journey processing module from core, for to be written out of core
The data deposited carry out the processing of professional etiquette journey or to carrying out professional etiquette journey processing from the data of the memory reading from core.Wherein, from logarithm
The correlation technique for carrying out professional etiquette journey processing in the prior art, the embodiment of the present invention can be referred to according to the method for carrying out professional etiquette journey processing
Which is not described herein again.
It should be noted that as shown in figure 8, the VSD (the first VSD) of main core is single comprising the first buffer cell and the second buffering
Member.The first buffer cell of first VSD is in the buffer cell of the first VSD, and main core calls the first VSD, and write-in in real time is read from
The data of first internal storage location, with the I/O interface provided for use by the I/O interface library in main core, the buffer cell read in real time；The
The second buffer cell of one VSD is in the buffer cell of the first VSD, and main core is connect by the IO that the I/O interface library in main core provides
Mouthful, the data in the memory of main core are written, so that main core calls the buffer cell of the 2nd VSD readings.
As shown in figure 8, include the first buffer cell and the second buffer cell from the VSD (the 2nd VSD) of core.2nd VSD's
First buffer cell be the 2nd VSD buffer cell in, from core by from core I/O interface library provide I/O interface, be written from
Data in the memory of core, for calling the buffer cell of the 2nd VSD readings from core；The second buffer cell of 2nd VSD is the
In the buffer cell of two VSD, the 2nd VSD is called from core, write-in in real time reads from the data of the second internal storage location, with for use by from
The I/O interface that I/O interface library in core provides, the buffer cell read in real time.
Fig. 9 is the access method for the multi-core heterogeneous system that another embodiment of the present invention provides, and is read from core with main core
Data instance illustrates the method for the embodiment of the present invention.This method includes：
S301, when multi-core heterogeneous system starts, main core creates in main core and initializes main core and multi-core heterogeneous system
In each internuclear memory shared from core.
S302, main core each share internuclear memory based on what is created, create the first VSD.
S303, from core based on internuclear memory is shared from core and main core, create the 2nd VSD.
S304, from core by the I/O interface provided from the I/O interface library in core, read from the data in the memory of core, and right
The data of reading carry out LDISC processing.
Wherein, from core can when multi-core heterogeneous system starts, by be configured from core slave core server-side call from
The I/O interface that I/O interface library in core provides, reads from the data in the memory of core, and the data of reading are carried out at LDISC
Reason.Wherein, the method that the data read from verification carry out LDISC processing can refer to carries out LDISC to data in the prior art
The correlation technique of processing, which is not described herein again for the embodiment of the present invention.
Illustratively, can be such as Fig. 3, Fig. 5 or shown in Fig. 8 CONNECT server-sides from core server-side.
S305, from core by from core I/O interface library provide I/O interface, will read and carry out from from the memory of core
The first buffer cell of the 2nd VSD is written in LDISC treated data.
S306, the 2nd VSD is called from core, reads the data in the first buffer cell of the 2nd VSD in real time, and will be from second
The first internal storage location is written in the data read in the first buffer cell of VSD.
S307, main core receive the slave core access request of the first user equipment transmission by the input port of main core client,
The mark of the mark to be visited from core and data to be visited is carried from core access request.
Illustratively, main core client can be such as Fig. 3, Fig. 5 or shown in Fig. 8 CONNECT clients.
S308, main core call the first VSD, according to the mark of the slave core carried from core access request and data to be visited
Mark, read data from the first internal storage location.
S309, main core call the first VSD, and the data read from the first internal storage location are written the first VSD first is delayed
Rush unit.
The I/O interface that S310, main core are provided by I/O interface library in main core, in the first buffer cell for reading the first VSD
Data, and the data read from the first buffer cell of the first VSD are written to the memory of main core.
S311, main core read the data for the memory that main core is written, and are used by the output port of main core client to first
Family equipment sends the data read.
The access method of multi-core heterogeneous system provided in an embodiment of the present invention, compared with prior art；It, can by this programme
With the main core of multi-core heterogeneous system and each put shared internuclear memory from caryogamy, this shares internuclear memory by deposit receipt in first
Member (main core read from core write internal storage location) and the second internal storage location (main core is write from core rdma read unit) composition, in this way from core tune
Under the premise of the first internal storage location being written from the data in core in real time with the 2nd VSD, main core can be by calling first
VSD reads data from the first internal storage location；Likewise, the first VSD is called in main core, by what is carried from core access request
Under the premise of the second internal storage location is written in data to be written, the 2nd VSD can be called to read deposit receipt in second in real time from core
Data in member, you can to realize access of the user by the main verification in multi-core heterogeneous system from core.
Also, since this programme is not needed to as the main core in multi-core heterogeneous system and each puts ICP/IP protocol from caryogamy
Stack, therefore can reduce and realize that user is accessed in multi-core heterogeneous system from the cost of core, you can to realize at a lower cost
User is by the main verification in multi-core heterogeneous system from the access of core.
Figure 10 is the access method for the multi-core heterogeneous system that another embodiment of the present invention provides, and is read from core with main core
Data instance illustrates the method for the embodiment of the present invention.This method includes：
S401, when multi-core heterogeneous system starts, main core creates in main core and initializes main core and multi-core heterogeneous system
In each internuclear memory shared from core.
S402, main core each share internuclear memory based on what is created, create the first VSD.
S403, from core based on internuclear memory is shared from core and main core, create the 2nd VSD.
S404, main core receive the slave core access request of the first user equipment transmission by the input port of main core client,
The mark of the mark to be visited from core and data to be written is carried from core access request.
The I/O interface that S405, main core are provided by the I/O interface library in main core, will carry to be written from core access request
Data be written the first VSD the second buffer cell.
S406, main core call the first VSD, read and the data in the second buffer cell of the first VSD are written in second
Memory cell.
S407, the 2nd VSD is called from core, reads the data in the second internal storage location in real time.
S408, the data read from the second internal storage location from verification carry out LDISC processing.
S409, it will be read from core from the second internal storage location and carry out LDISC treated that the 2nd VSD is written in data the
Two buffer cells.
S410, pass through the I/O interface provided from the I/O interface library in core, real-time the second buffering list for reading the 2nd VSD from core
Data in member.
S411, it is carried out at LDISC from each byte in the data that verification is read from the second buffer cell of the 2nd VSD
Reason, and by the write-in of treated data from the memory of core.
The access method of multi-core heterogeneous system provided in an embodiment of the present invention, compared with prior art；It, can by this programme
With the main core of multi-core heterogeneous system and each put shared internuclear memory from caryogamy, this shares internuclear memory by deposit receipt in first
Member (main core read from core write internal storage location) and the second internal storage location (main core is write from core rdma read unit) composition, in this way from core tune
Under the premise of the first internal storage location being written from the data in core in real time with the 2nd VSD, main core can be by calling first
VSD reads data from the first internal storage location；Likewise, the first VSD is called in main core, by what is carried from core access request
Under the premise of the second internal storage location is written in data to be written, the 2nd VSD can be called to read deposit receipt in second in real time from core
Data in member, you can to realize access of the user by the main verification in multi-core heterogeneous system from core.
Also, since this programme is not needed to as the main core in multi-core heterogeneous system and each puts ICP/IP protocol from caryogamy
Stack, therefore can reduce and realize that user is accessed in multi-core heterogeneous system from the cost of core, you can to realize at a lower cost
User is by the main verification in multi-core heterogeneous system from the access of core.
Illustratively, below from the angle of running software, to carry out data write-in from core and data are read as example, provide from
Core is performed is written the shared internuclear memory (deposit receipt in first from core and main core by data by the first buffer cell of the 2nd VSD
Member) and performed from core from this from the shared internuclear memory (the second internal storage location) of core and main core and read data, and be written second
The specific driving flow of the second buffer cell of VSD, as shown in figure 11, this specifically drives flow to include：
S501, it is performed since driving core；
S502, timer is created；
S503, VSD data transmission event queue is created；
S504, judge timer expiry, if detection VSD data sends event；If so, perform S505；
S505, the 2nd VSD is opened；
S506, judge whether the second buffer cell of the 2nd VSD can currently carry out the write-in of data；If the second buffer cell
The write-in of data can be currently carried out, then performs S507；
S507, judge whether to have in the second internal storage location and do not read data；If having in the second internal storage location and not reading data,
Then perform S508；
S508, it reads in the second internal storage location and does not read data；
S509, the data of reading are carried out with LDISC processing, and by the second buffering of treated data are written the 2nd VSD
Unit；
S510, the 2nd VSD of notice CONNECT server-sides the second buffer cell in have the data not read；
S511, judge whether the first internal storage location can currently carry out the write-in of data；If the first internal storage location currently can be into
The write-in of row data, then perform S512；
S512, judge whether there are data to be written in the first buffer cell of the 2nd VSD, if the first of the 2nd VSD is slow
Rushing in unit has data to be written, then performs S513；
S513, read the 2nd VSD the first buffer cell in data to be written；
S514, the first internal storage location is written into the data to be written read；
There are the data not read in S515, notice CONNECT the first internal storage locations of client.
Illustratively, it provides and is connect from core by the IO provided from the I/O interface library in core from the angle of running software below
The specific driving flow of the first buffer cell of the 2nd VSD, as shown in figure 12, the tool will be written in mouth from the data in the memory of core
Body driving flow includes：
S601, CONNECT server-side are read by the I/O interface provided from the I/O interface library in core from the number in core memory
According to；
S602, CONNECT server-side traverse the data of each byte in the data of reading successively, and to the number of each byte
According to progress LDISC processing；
Whether the data that S603, LDISC module determine to read need to continue LDISC processing；
Wherein, LDISC modules can traversal read data in each byte data, and to each byte into
After row LDISC processing, return to LDISC and be disposed, continue to execute S604；Can in the data for not traversed reading each word
The data of section, and after carrying out LDISC processing to each byte, returning needs to continue to carry out at LDISC the data of reading
Reason, continues to execute S602；
By from the I/O interface that the I/O interface library in core provides, by treated, data are written S604, CONNECT server-side
The first buffer cell of 2nd VSD；
S605, CONNECT server-side send VSD data to the 2nd VSD and send event, to notify that the first of the 2nd VSD is slow
Unit is rushed by data to be read.
Illustratively, data write-in is carried out with main core and data are read as example, provides master from the angle of running software below
Core, which is performed, to be written main core by the second buffer cell of the first VSD by data and shares internuclear memory (deposit receipt in second from core with one
Member) and main core perform from main core with that should read data from the shared internuclear memory (the first internal storage location) of core, and by reading
The specific driving flow of the first buffer cell of the first VSD is written in data, and as shown in figure 13, this specifically drives flow to include：
S701, the driving of main core start to perform；
S702, timer is created；
S703, VSD data transmission event queue is created；
S704, judge timer expiry, if detection VSD data sends event；If so, perform S705；
S705, the first VSD is opened；
S706, judge whether the first buffer cell of the first VSD can currently carry out the write-in of data；If the first buffer cell
The write-in of data can be currently carried out, then performs S707；
S707, judge whether to have in the first internal storage location and do not read data；If having in the first internal storage location and not reading data,
Then perform S708；
S708, it reads in the first internal storage location and does not read data；
S709, the first buffer cell that the data of reading are written to the first VSD；
S710, the first VSD of notice CONNECT clients the first buffer cell in have the data not read；
S711, judge whether the second internal storage location can currently carry out the write-in of data；If the second internal storage location currently can be into
The write-in of row data, then perform S712；
S712, judge whether there are data to be written in the second buffer cell of the first VSD, if the second of the first VSD is slow
Rushing in unit has data to be written, then performs S713；
S713, read the first VSD the second buffer cell in data to be written；
S714, the second internal storage location is written into the data of reading；
There are the data not read in S715, notice CONNECT the second internal storage locations of server-side.
Accordingly, the invention also provides a kind of multi-core heterogeneous system, as shown in Figure 2 or Figure 3, including a main core and extremely
Few one is shared an internuclear memory with described from core, the main core from core, and the first internal storage location and the second internal storage location form institute
It states main core and shares internuclear memory from core with described.
The main core for receiving the slave core access request that the first user equipment is sent, is taken in the access request from core
With the mark to be visited from core；The first virtual serial port equipment VSD is called, is treated according to what is carried in the access request from core
The mark of the data of access reads data from the first internal storage location；Alternatively, calling the first VSD, described will be accessed from core
The second internal storage location is written in the data to be written carried in request.
It is described from core, for calling the 2nd VSD, the data in the first buffer cell of the 2nd VSD are written in real time
First internal storage location；The 2nd VSD is called, reads the data in second internal storage location in real time, and by reading
The second buffer cell of the 2nd VSD is written in data, and reads the number in the second buffer cell of the 2nd VSD in real time
According to, and the memory from core is written into the data of reading.
Wherein, the first VSD is to be created in the main core based on the main core with described from the shared internuclear memory of core
VSD；2nd VSD is the VSD based on the main core with the shared internuclear memory establishment from core from core.
Further, as shown in fig. 6, being configured with I/O interface library in the main core, the I/O interface library being configured in the main core
The I/O interface for the buffer cell for accessing the first VSD is provided.
Described that I/O interface library is configured with from core, the I/O interface library being configured from core, which provides, accesses the first VSD
Buffer cell I/O interface.
It should be noted that the specific descriptions of part function module can in multi-core heterogeneous system provided in an embodiment of the present invention
With with reference to the corresponding content in other embodiment, the present embodiment is no longer described in detail here.
Multi-core heterogeneous system provided in an embodiment of the present invention, and in the prior art, realize user in multiple nucleus system from
During the access of core, it is desirable that each operating system of multiple nucleus system supports that ICP/IP protocol stack cost is higher and different in multinuclear
In construction system, run the resource between the core of different operating system and cannot share and compare；It, can be in multinuclear isomery by this programme
The main core of system puts shared internuclear memory with each from caryogamy, this share internuclear memory by the first internal storage location (main core read from
Core writes internal storage location) and the second internal storage location (main core is write from core rdma read unit), the 2nd VSD is being called (to be based on from core in this way
This shares internuclear memory configurations from the VSD in core) in real time will under the premise of the first internal storage location is written in the data in core,
Main core can read number by calling the first VSD (VSD that internuclear memory configurations are shared based on this) from the first internal storage location
According to；Likewise, the first VSD is called in main core, by deposit receipt in the data write-in second to be written carried from core access request
Under the premise of member, the 2nd VSD can be called to read the data in the second internal storage location in real time from core side, you can to realize that user is led to
Cross access of the main verification in multi-core heterogeneous system from core.Also, the main core for multi-core heterogeneous system is put with each from caryogamy
Compared to the main core in multi-core heterogeneous system and ICP/IP protocol stack each is configured from core in the cost for sharing internuclear memory, into
This is relatively low.It therefore deduces that：By this programme, it can realize that user passes through in multi-core heterogeneous system at a lower cost
The main access checked from core.
In several embodiments provided herein, it should be understood that disclosed method and apparatus can pass through it
Its mode is realized.For example, the apparatus embodiments described above are merely exemplary, for example, the division of the unit, only
Only a kind of division of logic function can have other dividing mode in actual implementation, such as multiple units or component can be tied
It closes or is desirably integrated into another system or some features can be ignored or does not perform.Another point, it is shown or discussed
Mutual coupling, direct-coupling or communication connection can be the INDIRECT COUPLING or logical by some interfaces, device or unit
Letter connection can be electrical, machinery or other forms.
The above-mentioned integrated unit realized in the form of SFU software functional unit, can be stored in one and computer-readable deposit
In storage media.Above-mentioned SFU software functional unit is stored in a storage medium, is used including some instructions so that a computer
Equipment (can be personal computer, server or the network equipment etc.) performs the portion of each embodiment the method for the present invention
Step by step.And aforementioned storage medium includes：USB flash disk, mobile hard disk, read-only memory (Read-Only Memory, abbreviation
ROM), random access memory (Random Access Memory, abbreviation RAM), magnetic disc or CD etc. are various to store
The medium of program code.
The above description is merely a specific embodiment, but protection scope of the present invention is not limited thereto, any
Those familiar with the art in the technical scope disclosed by the present invention, can readily occur in change or replacement, should all contain
Lid is within protection scope of the present invention.Therefore, protection scope of the present invention should be based on the protection scope of the described claims.
Claims (10)
1. a kind of access method of multi-core heterogeneous system, which is characterized in that the multi-core heterogeneous system is comprising a main core and extremely
Few one is shared an internuclear memory with each described from core, the main core from core, the method includes：
When the multi-core heterogeneous system starts, the main core in the main core, create and initialize the main core with it is described
Each internuclear memory shared from core in multi-core heterogeneous system；
The main core each shares internuclear memory based on what is created, creates the first virtual serial port equipment VSD；
It is described to share internuclear memory from core and the main core based on described from core, create the second virtual serial port equipment VSD；
The main core receives the slave core access request that the first user equipment is sent, and is carried in the access request from core to be visited
Slave core mark；
The main core calls the first VSD, according to the mark of data to be visited carried in the access request from core, from
Read data in first internal storage location, the data in first internal storage location call the 2nd VSD real-time to be described from core
Write-in；
Alternatively, the main core calls the first VSD, by the data write-in to be written carried in the access request from core the
Two internal storage locations, so that described call the 2nd VSD to read the data in second internal storage location in real time from core；
Wherein, first internal storage location and second internal storage location form the main core with described from the shared internuclear interior of core
It deposits；First VSD is based on the main core and the VSD created from the shared internuclear memory of core in the main core；It is described
2nd VSD is the VSD based on the main core with the shared internuclear memory establishment from core from core.
2. according to the method described in claim 1, it is characterized in that, call the first virtual serial port equipment VSD, root in the main core
According to the mark of data to be visited carried in the access request from core, after reading data from the first internal storage location, institute
The method of stating further includes：
The main core calls the first VSD, and the data read from first internal storage location are written the first VSD's
First buffer cell；
The I/O interface that the main core is provided by the I/O interface library in the main core, the first buffering for reading the first VSD are single
Data in member, and the data read from the first buffer cell of the first VSD are written to the memory of the main core.
3. according to the method described in claim 2, it is characterized in that, call the first virtual serial port equipment VSD, root in the main core
According to the mark of data to be visited carried in the access request from core, before reading data from the first internal storage location, institute
The method of stating further includes：
The I/O interface provided from core by the I/O interface library from core, the data in the memory from core are written
The first buffer cell of 2nd VSD；
It is described to call the 2nd VSD from core, read the data in the first buffer cell of the 2nd VSD in real time, and will be from
First internal storage location is written in the data read in the first buffer cell of 2nd VSD.
4. according to the method described in claim 1, it is characterized in that, the main core calls the first VSD, by described from core visit
Ask that the second internal storage location is written in the data to be written carried in request, including：
The I/O interface that the main core is provided by the I/O interface library in the main core, is treated what is carried in the access request from core
The second buffer cell of the first VSD is written in the data of write-in；
The main core calls the first VSD, and reading simultaneously will be described in the data write-in in the second buffer cell of the first VSD
Second internal storage location.
5. according to the method described in claim 4, it is characterized in that, the first VSD is called in the main core, by described from core
The data to be written carried in access request are written after the second internal storage location, and the method further includes：
It is described to call the 2nd VSD from core, the data in second internal storage location are read in real time, and will be out of described second
The second buffer cell of the 2nd VSD is written in the data that memory cell is read；
The I/O interface provided from core by the I/O interface library from core, read the 2nd VSD in real time second are slow
The data in unit are rushed, and the memory from core is written into the data read from the second buffer cell of the 2nd VSD.
6. according to the method described in claim 1, it is characterized in that, the slave core that the transmission of the first user equipment is received in main core accesses
Request, described to be included after the mark of core from core access request, the method further includes：
If data are read from first internal storage location in the main core or the main core will be described from core access request
During second internal storage location is written in the data to be written carried, the main core receives the transmission of second user equipment
Slave core access request, the main core then indicates to be in busy condition from core described in the second user equipment.
7. it according to the method described in claim 3, it is characterized in that, is carried described from core by the I/O interface library from core
The I/O interface of confession the data in the memory from core is written before the first buffer cell of the 2nd VSD, the method
It further includes：
Each byte from the data of the first buffer cell for checking the 2nd VSD to be written carries out terminal row regulation
LDISC processing.
8. according to the method described in claim 5, it is characterized in that, institute is read in real time from core calling the 2nd VSD described
After stating the data in the second internal storage location, the data read from second internal storage location are written the of the 2nd VSD
Before two buffer cells, the method further includes：
The data read from second internal storage location from verification carry out LDISC processing；
Second buffer cell that the data read from second internal storage location are written to the 2nd VSD from core, including：
It is described to be read from core from second internal storage location and carry out LDISC treated that data are written the 2nd VSD's
Second buffer cell.
9. a kind of multi-core heterogeneous system, which is characterized in that including a main core and at least one from core, the main core and each institute
It states from core and shares an internuclear memory, the first internal storage location and the second internal storage location form the main core and the shared core from core
Between memory；
The main core for receiving the slave core access request that the first user equipment is sent, carries in the access request from core
The mark of slave core to be visited；The first virtual serial port equipment VSD is called, it is to be visited according to being carried in the access request from core
Data mark, read data from the first internal storage location；Alternatively, the first VSD is called, it will be described from core access request
The second internal storage location is written in the data to be written of middle carrying；
It is described from core, will be described in the data in the first buffer cell of the 2nd VSD in real time write-in for calling the 2nd VSD
First internal storage location；The 2nd VSD is called, reads the data in second internal storage location in real time, and by the data of reading
The second buffer cell of the 2nd VSD is written, and reads the data in the second buffer cell of the 2nd VSD in real time, and
By the data write-in memory from core of reading；
Wherein, the first VSD is to be created in the main core based on the main core with described from the shared internuclear memory of core
VSD；2nd VSD is the VSD based on the main core with the shared internuclear memory establishment from core from core；
The main core is additionally operable to when the multi-core heterogeneous system starts, and is created in the main core and is initialized the main core
With each internuclear memory shared from core in the multi-core heterogeneous system；
The main core is additionally operable to each share internuclear memory based on what is created, creates the first VSD；
It is described from core, be additionally operable to share internuclear memory from core and the main core based on described, create the 2nd VSD.
10. system according to claim 9, which is characterized in that I/O interface library is configured in the main core, in the main core
The I/O interface library of configuration provides the I/O interface for the buffer cell for accessing the first VSD；
Described that I/O interface library is configured with from core, the I/O interface library being configured from core, which provides, accesses the slow of the 2nd VSD
Rush the I/O interface of unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410834554.1A CN104461716B (en) | 2014-12-29 | 2014-12-29 | The access method and multi-core heterogeneous system of a kind of multi-core heterogeneous system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410834554.1A CN104461716B (en) | 2014-12-29 | 2014-12-29 | The access method and multi-core heterogeneous system of a kind of multi-core heterogeneous system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104461716A CN104461716A (en) | 2015-03-25 |
| CN104461716B true CN104461716B (en) | 2018-06-15 |
Family
ID=52907818
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410834554.1A Active CN104461716B (en) | 2014-12-29 | 2014-12-29 | The access method and multi-core heterogeneous system of a kind of multi-core heterogeneous system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104461716B (en) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104899089A (en) * | 2015-05-25 | 2015-09-09 | 常州北大众志网络计算机有限公司 | Task scheduling method in heterogeneous multi-core architecture |
| CN105468448B (en) * | 2015-11-24 | 2019-01-01 | 无锡江南计算技术研究所 | A kind of slave core system calling implementation method towards isomery many-core environment |
| CN106919452B (en) * | 2015-12-28 | 2020-11-27 | 中兴通讯股份有限公司 | Multi-core heterogeneous system and its hardware resource management method |
| CN106095702A (en) * | 2016-06-02 | 2016-11-09 | 北京元心科技有限公司 | Mobile terminal, and method and device for sharing data among multiple systems |
| CN109766208A (en) * | 2019-01-10 | 2019-05-17 | 国家超级计算无锡中心 | Based on the non-alignment internal storage access accelerated method communicated between register |
| CN111427817B (en) * | 2020-03-23 | 2021-09-24 | 深圳震有科技股份有限公司 | Method for sharing I2C interface by dual cores of AMP system, storage medium and intelligent terminal |
| CN111638944B (en) * | 2020-06-01 | 2023-04-18 | 浙江大学 | Serial port virtualization optimization method for mixed kernel operating system |
| CN112527729B (en) * | 2020-12-15 | 2024-11-12 | 杭州慧芯达科技有限公司 | A tightly coupled heterogeneous multi-core processor architecture and processing method thereof |
| CN112765091B (en) * | 2021-02-04 | 2024-05-03 | 南方电网科学研究院有限责任公司 | SoC inter-core communication method and device |
| CN113419988B (en) * | 2021-08-25 | 2022-01-11 | 杭州博雅鸿图视频技术有限公司 | Heterogeneous multi-core data transmission method, device, equipment and storage medium |
| CN115150223A (en) * | 2022-06-24 | 2022-10-04 | 广西电网有限责任公司电力科学研究院 | An efficient data synchronization method for multi-core heterogeneous systems |
| CN118519799B (en) * | 2024-07-24 | 2024-10-01 | 山东浪潮科学研究院有限公司 | Inter-core data synchronization method and system of heterogeneous multi-core detection device |
| CN119127094B (en) * | 2024-11-14 | 2025-02-25 | 苏州元脑智能科技有限公司 | Data access method, heterogeneous system, electronic device, medium and program product |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1881936A (en) * | 2006-05-09 | 2006-12-20 | 国家数字交换系统工程技术研究中心 | Dynamic loading and control method for router virtual drive module |
| CN101216814A (en) * | 2007-12-26 | 2008-07-09 | 杭州华三通信技术有限公司 | Communication method and system of multi-nuclear multi-operating system |
| CN101621440A (en) * | 2009-05-22 | 2010-01-06 | 浙江天正电气股份有限公司 | Remote multi-path serial port communication mapping system |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7328270B1 (en) * | 1999-02-25 | 2008-02-05 | Advanced Micro Devices, Inc. | Communication protocol processor having multiple microprocessor cores connected in series and dynamically reprogrammed during operation via instructions transmitted along the same data paths used to convey communication data |
| CN101430651B (en) * | 2007-11-05 | 2012-01-11 | 中兴通讯股份有限公司 | Access method for peripheral devices in heterogeneous multi-core system |
| WO2009064864A1 (en) * | 2007-11-13 | 2009-05-22 | Rockwell Automation Technologies, Inc. | Industrial controller using shared memory multicore architecture |
| CN100570566C (en) * | 2007-12-13 | 2009-12-16 | 中兴通讯股份有限公司 | The method of coordinated scheduling and heterogeneous multi-core system between a kind of heterogeneous polynuclear |
| CN101256519A (en) * | 2008-03-27 | 2008-09-03 | 中兴通讯股份有限公司 | Isomerization multicore system as well as serial port control automatic switch method based on said system |
| US8195883B2 (en) * | 2010-01-27 | 2012-06-05 | Oracle America, Inc. | Resource sharing to reduce implementation costs in a multicore processor |
| CN102446158B (en) * | 2010-10-12 | 2013-09-18 | 无锡江南计算技术研究所 | Multi-core processor and multi-core processor set |
-
2014
- 2014-12-29 CN CN201410834554.1A patent/CN104461716B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1881936A (en) * | 2006-05-09 | 2006-12-20 | 国家数字交换系统工程技术研究中心 | Dynamic loading and control method for router virtual drive module |
| CN101216814A (en) * | 2007-12-26 | 2008-07-09 | 杭州华三通信技术有限公司 | Communication method and system of multi-nuclear multi-operating system |
| CN101621440A (en) * | 2009-05-22 | 2010-01-06 | 浙江天正电气股份有限公司 | Remote multi-path serial port communication mapping system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104461716A (en) | 2015-03-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104461716B (en) | The access method and multi-core heterogeneous system of a kind of multi-core heterogeneous system | |
| CN104252405B (en) | The output intent and device of log information | |
| TWI458314B (en) | Server system for transmitting remote packet to host and management method thereof | |
| CN106385329B (en) | Processing method, device and the equipment of resource pool | |
| JP2008507201A5 (en) | ||
| CN105530273A (en) | Method and device for data migration | |
| CN114138700B (en) | Flow control method, device, equipment and storage medium for serial port data transmission | |
| US11385900B2 (en) | Accessing queue data | |
| EP3077914B1 (en) | System and method for managing and supporting virtual host bus adaptor (vhba) over infiniband (ib) and for supporting efficient buffer usage with a single external memory interface | |
| JP5479709B2 (en) | Server-processor hybrid system and method for processing data | |
| CN106330788B (en) | Message fragment transmission method and device | |
| CN105554176B (en) | Send the method, apparatus and communication system of message | |
| CN106878204A (en) | The creation method and device of a kind of virtual machine | |
| CN108170511A (en) | A kind of docker mirror images acquisition methods, device, equipment and storage medium | |
| CN106662895A (en) | Computer device and data read-write method for computer device | |
| CN106407151A (en) | Information processing method and device | |
| CN108667903B (en) | Data transmission method for uplink, device and storage medium | |
| CN105939293B (en) | A kind of SKB recovery method and device | |
| CN104699647B (en) | For operating the method and system of dual chip set of network interfaces controller | |
| JP5479710B2 (en) | Processor-server hybrid system and method for processing data | |
| CN108363611A (en) | Method for managing security, device and the omnidirectional system of virtual machine | |
| CN108182119A (en) | Read and write abruption control method and device, storage medium and electronic device | |
| CN106487894A (en) | A kind of data sharing platform | |
| CN110381537A (en) | A kind of bandwidth speed limiting method, apparatus, equipment and storage medium based on QoE | |
| CN208316770U (en) | A kind of privately owned cloud system applied to simple scenario |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |